Computation of AB 2 Multiplier in GF (2 m ) Using an Efficient Low-Complexity Cellular Architecture

@inproceedings{Liu2000ComputationOA,
  title={Computation of AB 2 Multiplier in GF (2 m ) Using an Efficient Low-Complexity Cellular Architecture},
  author={Chung-Hsin Liu and Nen-Fu Huang and Chiou-Yng Lee},
  year={2000}
}

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 12 CITATIONS

Bit-serial AB2 Multiplier Using Modified Inner Product

VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Robust secure charge-sharing symmetric adiabatic logic against side-channel attacks

  • 2013 36th International Conference on Telecommunications and Signal Processing (TSP)
  • 2013
VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Effectiveness of dual-rail CSSAL against power analysis attack under CMOS process variation

  • 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
  • 2014
VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

DPA resistance of charge-sharing symmetric adiabatic logic

  • 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)
  • 2013
VIEW 1 EXCERPT
CITES METHODS

Low power secure CSSAL bit-parallel multiplier over GF(24) in 0.18μm CMOS technology

  • 2013 European Conference on Circuit Theory and Design (ECCTD)
  • 2013
VIEW 2 EXCERPTS
CITES BACKGROUND & METHODS

GfXpress: A Technique for Synthesis and Optimization of $\hbox{GF}(2^{m})$ Polynomials

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2008
VIEW 1 EXCERPT
CITES METHODS