Composing Multi-Ported Memories on FPGAs

Abstract

Multi-ported memories are challenging to implement on FPGAs since the block RAMs included in the fabric typically have only two ports. Hence we must construct memories requiring more than two ports, either out of logic elements or by combining multiple block RAMs. We present a thorough exploration and evaluation of the design space of FPGA-based soft multi-ported memories for conventional solutions, and also for the recently proposed Live Value Table (LVT) [LaForest and Steffan 2010] and XOR [LaForest et al. 2012] approaches to unidirectional port memories, reporting results for both Altera and Xilinx FPGAs. Additionally, we thoroughly evaluate and compare with a recent LVT-based approach to bidirectional port memories [Choi et al. 2012].

DOI: 10.1145/2629629

Extracted Key Phrases

15 Figures and Tables

Showing 1-2 of 2 references

DC and Switching Characteristics for Stratix IV Devices. http://www.altera.com/literature/hb/stratix-iv/stx4 siv54001.pdf Version 5

  • Altera
  • 2012
Highly Influential
20 Excerpts
Showing 1-2 of 2 extracted citations