Complete x86 instruction trace generation from hardware bus collect


Studying architectural improvements for microprocessors and their memory hierarchies and evaluating the corresponding performance generally need trace driven simulation. Hardware is modeled, benchmark traces are generated and applied to the model and performance data is measured and analyzed. We present a hardware/software approach to collect perfect x86… (More)
DOI: 10.1109/EURMIC.1997.617339


4 Figures and Tables