Compiling the language Balsa to delay insensitive hardware

@inproceedings{Bardsley1997CompilingTL,
  title={Compiling the language Balsa to delay insensitive hardware},
  author={A. Bardsley and D. Edwards},
  year={1997}
}
  • A. Bardsley, D. Edwards
  • Published 1997
  • Computer Science
  • A silicon compiler, Balsa-c, has been developed for the automatic synthesis of asynchronous, delay-insensitive circuits from the language Balsa. Balsa is derived from CSP with similar language constructs and a single-bit granularity type system. 

    Topics from this paper.

    Balsa: An Asynchronous Hardware Synthesis Language
    • 147
    An asynchronous synthesis toolset using Verilog
    • 7
    • PDF
    Handshake protocols for de-synchronization
    • 88
    • PDF
    The Tangram framework: asynchronous circuits for low power
    • 36
    • PDF

    References

    Publications referenced by this paper.
    SHOWING 1-3 OF 3 REFERENCES
    Communicating sequential processes
    • 5,424
    • Highly Influential
    • PDF
    A Framework for AsynchronousMicropipeline Circuits
    • 1996