Compile-time Optimization of Dynamic Hardware Reconfigurations


Recent generations of Field Program-mable Gate Arrays (FPGA) allow the dynamic re-connguration of cells on the chip during run-time. For a given problem consisting of a set of tasks with computation requirements modeled by rectangles of cells, several optimization problems such as nding the array of minimal size to accomplish the tasks within a given time… (More)