Compatible phase co-scheduling on a CMP of multi-threaded processors

@article{ElMoursy2006CompatiblePC,
  title={Compatible phase co-scheduling on a CMP of multi-threaded processors},
  author={Ali El-Moursy and Rajeev Garg and David H. Albonesi and Sandhya Dwarkadas},
  journal={Proceedings 20th IEEE International Parallel & Distributed Processing Symposium},
  year={2006},
  pages={10 pp.-}
}
The industry is rapidly moving towards the adoption of chip multi-processors (CMPs) of simultaneous multi-threaded (SMT) cores for general purpose systems. The most prominent use of such processors, at least in the near term, is as job servers running multiple independent threads on the different contexts of the various SMT cores. In such an environment, the co-scheduling of phases from different threads plays a significant role in the overall throughput. Less throughput is achieved when phases… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 57 CITATIONS

Co-Run Scheduling with Power Cap on Integrated CPU-GPU Systems

  • 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS)
  • 2017
VIEW 5 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Thread Assignment in Multicore/Multithreaded Processors: A Statistical Approach

  • IEEE Transactions on Computers
  • 2016
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

  • IEEE Transactions on Parallel and Distributed Systems
  • 2013
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Optimal task assignment in multithreaded processors: a statistical approach

VIEW 7 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Study of the Effects of Program Inputs on Co-Scheduling

VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Adaptive Thread Scheduling in Chip Multiprocessors

  • International Journal of Parallel Programming
  • 2019
VIEW 1 EXCERPT
CITES BACKGROUND

FILTER CITATIONS BY YEAR

2006
2019

CITATION STATISTICS

  • 6 Highly Influenced Citations

References

Publications referenced by this paper.
SHOWING 1-10 OF 20 REFERENCES

Predicting inter-thread cache contention on a chip multi-processor architecture

  • 11th International Symposium on High-Performance Computer Architecture
  • 2005
VIEW 1 EXCERPT

Dynamically Controlled Resource Allocation in SMT Processors

  • 37th International Symposium on Microarchitecture (MICRO-37'04)
  • 2004
VIEW 2 EXCERPTS

Implementation of fine-grained cache monitoring for improved SMT scheduling

  • IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
  • 2004
VIEW 2 EXCERPTS

Front-end policies for improved issue efficiency in SMT processors

  • The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings.
  • 2003
VIEW 1 EXCERPT

IBM Weaves Multithreading into Power5

R. Merritt
  • EE Times,
  • 2003
VIEW 1 EXCERPT