Comparative Analysis of Metastability with D FLIP FLOP in CMOS Circuits

  title={Comparative Analysis of Metastability with D FLIP FLOP in CMOS Circuits},
  author={Manisha Thakur and Puran Gaur and Braj Bihari Soni},
  journal={International Journal of Computer Applications},
appropriate choice of flip-flop topologies is of essential importance in the design of integrated circuits for CMOS VLSI high-performance and high-speed circuits. The understanding of the suitability of the flip-flops and select the best topology for a given application is important to meet the need of the design to meet low power and high performance circuit subject. This work shows a wide area comparison exist in D flip-flop, this provides a wide study of the topologies in terms of power… Expand
1 Citations
A true random number generator architecture based on a reduced number of FPGA primitives
This paper demonstrates that a reliable FPGA-based TRNG architecture can be realized mainly employing only a single PLL and three on-board primitives together with other few basic logic elements used only for the initial overall system synchronization and post-processing operations, suitable for full-custom VLSI implementations. Expand


Flip-Flop Circuit Families : Comparison of Layout and Topology for Low Power VLSI Circuits
The pertinent choice of flip-flop topologies is an essential importance in the design of VLSI integrated circuits for high speed and high performance CMOS circuits. Understanding the suitability ofExpand
Low Power Efficient D Flip Flop Circuit
The proposed circuit in this paper shows a design for D flip flop to increase the overall speed of the system as compared to other circuits, which allows circuit to achieve lowest power consumption with minimum transistor count. Expand
Design of a Low Power Flip-Flop Using MTCMOS Technique
This paper enumerates low power, high speed design of FlipFlops having less number of transistors and only one transistor being clocked by short pulse train which is true single phase clocking (TSPC)Expand
Novel Soft Error Robust Flip-Flops in 65nm CMOS
Cosmic neutron-induced single event upsets have become a dominant failure mechanism in sub-100 nm CMOS memory and logic circuits. In this paper two SEU-robust flip-flops are described which are basedExpand
Performance, Metastability, and Soft-Error Robustness Trade-offs for Flip-Flops in 40 nm CMOS
The design trade-offs for flip-flops between performance, soft-error robustness and metastability are described and the Quatro Flip-flop showed improved soft- error robustnessand metastability when compared with a reference D flip- flop and a DICE flip-Flop. Expand
High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology
  • H. Nan, Ken Choi
  • Engineering, Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2012
Three high performance, low cost and robust latches are proposed in 45 nm CMOS technology that tolerate transient faults regardless of the energy of the striking particle and offer faster speed, higher reliability to transient faults with lower costs regarding power and area. Expand
On-Chip Measurement of Deep Metastability in Synchronizers
A deep metastability measurement scheme has been implemented on chip using digital circuits with 0.18 mum technology, and a new synchronizer circuit designed for robustness to variation in Vdd performed at least as well as the Jamb Latch at all values of Vdd. Expand
Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance
A 65 nm resilient circuit test-chip is implemented with timing-error detection and recovery circuits to eliminate the clock frequency guardband from dynamic supply voltage (VCC) and temperatureExpand
Comparator Metastability in the Presence of Noise
  • P. M. Figueiredo
  • Mathematics, Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2013
It is concluded that there is no input value for which metastability inevitably occurs (not even vIdiff = 0), and that there may be a significant probability of metastability at input voltage values much larger than those predicted by conventional analysis. Expand
High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nano scale CMOS Technology
  • IEEE Transactions on Circuits and Systems—I: Regular Papers,
  • 2012