Comparative Analysis of Metastability with D FLIP FLOP in CMOS Circuits

@article{Thakur2014ComparativeAO,
  title={Comparative Analysis of Metastability with D FLIP FLOP in CMOS Circuits},
  author={M. Thakur and Puran Gaur and Braj Bihari Soni},
  journal={International Journal of Computer Applications},
  year={2014},
  volume={103},
  pages={26-29}
}
  • M. Thakur, Puran Gaur, Braj Bihari Soni
  • Published 2014
  • Computer Science
  • International Journal of Computer Applications
  • appropriate choice of flip-flop topologies is of essential importance in the design of integrated circuits for CMOS VLSI high-performance and high-speed circuits. The understanding of the suitability of the flip-flops and select the best topology for a given application is important to meet the need of the design to meet low power and high performance circuit subject. This work shows a wide area comparison exist in D flip-flop, this provides a wide study of the topologies in terms of power… CONTINUE READING

    Topics from this paper.

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 13 REFERENCES
    High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology
    • 53
    Performance, Metastability, and Soft-Error Robustness Trade-offs for Flip-Flops in 40 nm CMOS
    • 39
    Novel Soft Error Robust Flip-Flops in 65nm CMOS
    • 22
    Low Power Efficient D Flip Flop Circuit
    • 14
    Comparator Metastability in the Presence of Noise
    • 32
    High Performance , Low Cost , and Robust Soft Error Tolerant Latch Designs for