Comparative Analysis of Low Power Multiplier Architectures

This paper presents a comparative analysis of four different multiplier architectures. The four multipliers include the array multiplier, a bypass multiplier with tree structure, a multiplier with 2-d bypass, and a bypass multiplier using improved column bypassing schemes. The multipliers a reimplemented in 90nm CMOS technology. The architectures are… (More)