Compact NEMS FPGA design for harsh environment and low power requirement

@article{Han2013CompactNF,
  title={Compact NEMS FPGA design for harsh environment and low power requirement},
  author={Sijing Han and Vijay Sirigiri and Daniel G. Saab and Faisal Khair Chowdhury and Massood Tabib-Azar},
  journal={2013 Transducers & Eurosensors XXVII: The 17th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS & EUROSENSORS XXVII)},
  year={2013},
  pages={2369-2372}
}
We present implementation of field-programmable gate array (FPGA) using new NEMS devices that can be configured to implement any 2-input basic logic gates using a single structure [3]. This enables the implementation of 2 mechanical delays for 4-input compact Configurable Logic Block (CLB). These NEMS CLBs use only nine NEMS, instead of 150 switches used in CMOS, and provide a programmable interconnect that minimize power. NEMS devices are generally larger, slower, and less reliable than their… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 19 REFERENCES

Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA

  • 2010 International Conference on Field Programmable Logic and Applications
  • 2010
VIEW 1 EXCERPT

FPGA based on integration of carbon nanorelays and CMOS devices

  • 2009 IEEE/ACM International Symposium on Nanoscale Architectures
  • 2009
VIEW 1 EXCERPT

Leakage reduction in FPGA routing multiplexers

  • 2009 IEEE International Symposium on Circuits and Systems
  • 2009
VIEW 1 EXCERPT

Early stage FPGA interconnect leakage power estimation

  • 2008 IEEE International Conference on Computer Design
  • 2008

Use of Nanomechanical relays for fpga power reduction

R. Muller, C. Thakkar
  • UC Berkeley, EECS, 2008.
  • 2008
VIEW 2 EXCERPTS

Similar Papers

Loading similar papers…