Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits

  title={Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits},
  author={Cheng-Wu Lin and Jai-Ming Lin and Yen-Chih Chiu and Chun-Po Huang and S. Chang},
  journal={2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)},
One of the most important issues during the analog layout phase is to achieve accurate capacitance ratios. However, systematic and random mismatches will affect the accuracy of the capacitance ratios. A common-centroid placement is helpful to reduce the systematic mismatch, but it still needs the property of high dispersion to reduce the random mismatch [10]. To deal with this problem, we propose a simulated annealing [15] based approach to construct a common-centroid placement which exhibits… Expand
27 Citations
Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors
  • 29
  • PDF
Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization
  • 31
  • Highly Influenced
Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC
  • 7
Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits
  • 8
  • PDF
PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays
  • 4
Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs
  • 2
  • Highly Influenced
Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC
  • 19
Device Array Layout Synthesis With Nonlinear Gradient Compensation for a High-Accuracy Current-Steering DAC
  • 7
Average placement method with common centroid constraints for analog IC layout design
  • K. Fujiyoshi, Keitaro Ue
  • Mathematics, Computer Science
  • 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)
  • 2014
  • 1
Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods
  • 27
  • PDF