Combining software and hardware monitoring for improved power and performance tuning

@article{Chi2003CombiningSA,
  title={Combining software and hardware monitoring for improved power and performance tuning},
  author={Eric Chi and A. Michael Salem and R. Iris Bahar and Richard S. Weiss},
  journal={Seventh Workshop on Interaction Between Compilers and Computer Architectures, 2003. INTERACT-7 2003. Proceedings.},
  year={2003},
  pages={57-64}
}
By anticipating when resources will be idle, it is possible to reconfigure the hardware to reduce power consumption without significantly reducing performance. This requires predicting what the resource requirements will be for an application. In the past, researchers have taken one of two approaches: design hardware monitors that can measure recent performance, or profile the application to determine the most likely behavior for each block of code. This paper explores a third option which is… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 20 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-10 OF 25 REFERENCES

Dynamic frequency and voltage control for a multiple clock domain microarchitecture

  • 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
  • 2002
VIEW 1 EXCERPT

Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling

  • Proceedings Eighth International Symposium on High Performance Computer Architecture
  • 2002
VIEW 1 EXCERPT

Power and energy reduction via pipeline balancing

  • Proceedings 28th Annual International Symposium on Computer Architecture
  • 2001
VIEW 3 EXCERPTS

Similar Papers