Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language

@inproceedings{Bowen2000CombiningOS,
  title={Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language},
  author={Jonathan P. Bowen},
  booktitle={International Conference on Integrated Formal Methods},
  year={2000}
}
  • Jonathan P. Bowen
  • Published in
    International Conference on…
    1 November 2000
  • Computer Science
An operational semantics for a significant subset of the Verilog Hard-ware Description Language (HDL) has been developed. An unusual aspect of the semantics is that it was formulated as a Prolog logic program. This allows the possibility of simulating the semantics. In addition, a literate programming style has been used, so the semantics can be processed by the LATEX document preparation system with minimal and fully automated preprocessing. Bringing together the paradigms of operational… 

From algebraic semantics to denotational semantics for Verilog

This paper considers how the algebraic semantics for Verilog relates with its denotational semantics, and provides a strategy for deriving the denotsational semantics based on head normal form.

Towards accessible integration and deployment of formal tools and techniques

Aartifact is described, a supporting infrastructure that makes it possible to quickly and easily assemble interacting collections of small domain-specific languages, as well as translations between those languages and existing tools, and turn third-party formal modeling and verification tools and techniques into plug-ins that can be integrated within web-based interactive formal reasoning environments.

An Operational Approach to BPEL-like Programming

This paper formalizes an operational semantics for BPEL, which provides the precise understanding of the language and introduces bisimulation, a practical approach to explore program equivalence for Web services.

Integrating Probability with Time and Shared-Variable Concurrency

This paper integrates probability, time and concurrency in one single model, where the concurrency feature is modelled using shared-variable based communication and formalizes an operational semantics for such an integration.

PTSC: probability, time and shared-variable concurrency

This paper integrates probability, time and concurrency in one single model, where the concurrency feature is modelled using shared-variable-based communication and formalizes an operational semantics for such an integration.

Exploring Literate Programming in Electrical Engineering Courses

The results indicated students had a slight preference for instructors to utilize literate programming when presenting in-class examples, and instructors observed small improvements for graded assignments in sections in which Literate programming examples were employed.

Deposited in DRO : 08 November 2010 Version of attached le : Published Version Peer-review status of attached le : Peer-reviewed Citation for published item

This work shall enhance a prover that can automatically handle user-defined predicates by providing support for a new type of constraints, namely bag (multiset) constraints, and can capture the reachable nodes inside a heap predicate as a bag constraint.

Towards effective model checking

This dissertation describes research into the effective application of model checkers, smart computer programs which can be used to find errors in (the designs of) systems.

A Literate Programming Approach for Hardware Description Language Instruction

the Department and Computer at Dr. investigates the use of digital systems to measure and support engineering education, specifically through learning analytics and the pedagogical uses of digital

An animatable operational semantics of the Verilog hardware description language

An operational semantics of a significant subset of the Verilog hardware description language (HDL) is presented, encoded using the logic programming language Prolog in a literate programming style, which enables the semantics to be directly animated using a Prolog interpreter.

Animating the Semantics of VERILOG using Prolog

Eclogue:1 The logic programming language Prolog is used to provide a rapid-prototype simulator for the VERILOG Hardware Description Language (HDL). The simulator is based on an operational semantics

Formal Semantics for VHDL

Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the V HDL language and describes several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two are higher order logic.

The semantic challenge of Verilog HDL

  • M. Gordon
  • Computer Science
    Proceedings of Tenth Annual IEEE Symposium on Logic in Computer Science
  • 1995
This self-contained tutorial paper explains the semantics of Verilog informally and poses a number of logical and semantic problems that are intended to provoke further research.

Logic Programming and Digital Circuit Analysis

High-Integrity System Specification and Design

Different semantic abstraction functions make it possible to describe multiple views of the same equivalence class of systems, or similarly, impose different kinds of constraints on these systems.

ParTS: A Partitioning Transformation System

A system for automatic hardware/ software partitioning of applications described in the concurrent programming language occam based on algebraic transformations of occam programs, which guarantees, by construction, that the partitioning process preserves the semantics of the original description.

Semantics with applications - a formal introduction

Axiomatic program verification: direct proofs of program correctness partial correctness assertions soundness and completeness extensions of the axiomatic systems assertions for execution time.

Specifications are not (necessarily) executable

This paper presents a number of arguments against the idea that specifications might be executed, and warns of the dangers of limiting specification languages to the point where all of their constructs can be executed.

IFM '99 : proceedings of the 1st International Conference on Integrated Formal Methods, York, 28-29 June 1999

A Modular Framework for the Integration of Heterogeneous Notations and Tools and an approach to the Combination of Formal Description Techniques: state charts and TLA.