Combined unsigned and two's complement squarers

  title={Combined unsigned and two's complement squarers},
  author={K. E. Wires and Miriam Schulte and L. P. Marquette and P. I. Balzola},
  journal={Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020)},
  pages={1215-1219 vol.2}
Squaring is an important operation in digital signal processing applications. For several applications, a significant reduction in area, delay, and power consumption is achieved by performing squaring using specialized squarers, instead of multipliers. Although most previous research on parallel squarers focuses on the design of unsigned squarers, squaring of two's complement numbers is also often required. This paper presents the design of parallel squarers that perform either unsigned or two… CONTINUE READING
Highly Cited
This paper has 52 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 24 extracted citations

Integer squarers with overflow detection

Computers & Electrical Engineering • 2008
View 5 Excerpts
Method Support
Highly Influenced

Area-Efficient Fixed-Width Squarer With Dynamic Error-Compensation Circuit

IEEE Transactions on Circuits and Systems II: Express Briefs • 2015
View 1 Excerpt

Squarer design with reduced area and delay

2015 19th International Symposium on VLSI Design and Test • 2015
View 3 Excerpts

Additional optimizations for parallel squarer units

2014 IEEE International Symposium on Circuits and Systems (ISCAS) • 2014
View 2 Excerpts

Efficient unsigned squarer design techniques

IEICE Electronic Express • 2012
View 1 Excerpt

Squarers in QCA nanotechnology

2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO) • 2012
View 1 Excerpt

52 Citations

Citations per Year
Semantic Scholar estimates that this publication has 52 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 13 references

VLSI Implementation of 350 MHz 0.35 Micron 8 Bit Merged Squarer,

R. K. Kolagotla, W. R. Griesbach, H. R. Srinivas
Electronic Letters, • 1998
View 4 Excerpts
Highly Influenced

Combinational Logic Approach for Implementing an Improved Approximate Squaring Function,

A. A. Hiasat, H. S. Abdel-Aty-Zohdy
IEEE Journal of Solid-state Circuits, • 1999

Design of a High-Speed Square Generator

IEEE Trans. Computers • 1998
View 1 Excerpt

A Multiplier and Squarer Generator for High Performance DSP Applications,

J. Pihl, E. J. Aas
Proceedings of the 39th Midwest Symposium on Circuits and Systems, • 1996
View 2 Excerpts

FPGA Based Logic Synthesis of Squarers Using VHDL

P. Jung
Field - Programmable Gate Arrays : Architectures and Tools for Rapid Prototyping . Second International Workshop on Field Programmable Logic and Applications • 1996

Design of a New Squaring Function for the Viterbi Algorithm

T. S. Fiez A. Eshraghi, K. D. Winters
IEEE Journal of Solid - State Circuits • 1994

FPGA Based Logic Synthesis of Squarers Using VHDL , ” in Field - Programmable Gate Arrays : Architectures and Tools for Rapid Prototyping

P. Jung