Corpus ID: 59924235

Coding theory for fault-tolerant systems

@inproceedings{Bose1986CodingTF,
  title={Coding theory for fault-tolerant systems},
  author={B. Bose and J. Metzner},
  year={1986}
}

Topics from this paper

Reliability annotations to formal specifications of context-sensitive safety properties in embedded systems
TLDR
The notion of reliability deficiency is introduced to represent the difference between the specified and the actual value of the reliability achieved by a schedule and techniques to make up the reliability deficiency are presented. Expand
Probabilistic Schedulability Analysis of Harmonic Multi-Task Systems with Dual-Modular Temporal Redundancy
TLDR
A highly reliable control system using modular and temporal redundancy, called dual-modular temporal redundancy (DMTR), and an efficient recursive computation algorithm for rapidly obtaining the probabilistic schedulability of the overall system are proposed. Expand
Reliability analysis of real-time controllers with dual-modular temporal redundancy
  • B. Kim
  • Computer Science
  • Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306)
  • 1999
TLDR
A simple but efficient temporal redundancy method using dual-modular redundancy, which greatly improves system reliability for correlated as well as independent faults. Expand
Configurable fault-tolerant distributed services
Fault tolerance—that is, the ability of a system to continue providing its specified service despite failures—is becoming more important as computers are increasingly used in application areas suchExpand
Theory and Design of t-Unidirectional Error-Correcting and d-Unidirectional Error-Detecting Code
The basic theory of t-UEC d-UED codes is developed. Methods for construction of such codes from symmetric error-correcting and asymmetric error-correcting codes are developed. Some bounds for t-ECExpand
Design of fully exercised SFS/SCD logic networks
The authors contribute two important design techniques to the realization of a large logic network that effectively achieves the goal of being totally self-checking. A systematic design method isExpand
A design method of SFS and SCD combinational circuits
  • S. Hatakenaka, T. Nanya
  • Computer Science
  • [1991] Proceedings Pacific Rim International Symposium on Fault Tolerant Systems
  • 1991
TLDR
The paper presents a new generalized design method for the SFS and SCD realization of combinational circuits which always gives an SFS/SCD combinational circuit which implements any given logic function. Expand
New classes of unidirectional error-detecting codes
  • B. Parhami
  • Computer Science
  • [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors
  • 1991
TLDR
General order-preservative encoding and the special case of difference-preserving encoding, (when the value nu is encoded with its separate data part representing nu +b to facilitate arithmetic operations) are considered and optimal codes are devised for each case. Expand
A strongly fault-secure and strongly code-disjoint realization of combinational circuits
  • T. Nanya, Masatoshi Uchida
  • Computer Science
  • [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers
  • 1989
TLDR
The authors present a general design method for SFS and SCD combinational circuits for the previously proposed fault model that covers the broad classes of likely faults in VLSI. Expand
Unidirectional error correcting/detecting codes
TLDR
A new method of constructing a systematic t-error correcting/all-unidirectional error detecting (t-EC/AUED) code, which uses fewer checkbits than any of the previous methods, is developed and the decoding algorithm for one of these methods can be applied to the other two methods with slight modification. Expand