Clocked CMOS adiabatic logic with low-power dissipation

@article{Li2013ClockedCA,
  title={Clocked CMOS adiabatic logic with low-power dissipation},
  author={He Li and Yimeng Zhang and Tsutomu Yoshihara},
  journal={2013 International SoC Design Conference (ISOCC)},
  year={2013},
  pages={064-067}
}
This paper presents a new low-power adiabatic logic structure called Clocked CMOS Adiabatic Logic (CCAL), which is based on the Clocked CMOS logic. CCAL is powered by two complementary sinusoidal supply clocks. To demonstrate the energy efficiency of CCAL, eight-inverter chain is simulated to show the energy comparison among CCAL, Quasi-Static Energy Recovery Logic (QSERL) and conventional static CMOS with the Rohm 0.18 μm process. The simulation results indicate that CCAL implementation… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
SHOWING 1-10 OF 11 REFERENCES

Advanced Techniques in CMOS Logic Circuits

  • J. P. Uyemura
  • Introduction to Circuits and Systems
  • 2001

Uyemura,“Advanced Techniques in CMOS Logic Circuits,” in Introduction to Circuits and Systems,Wiley,2001,pp.346-353

  • J P.
  • 2001

Similar Papers

Loading similar papers…