Clock period minimization method of semi-synchronous circuits by delay insertion

@article{Kohira2004ClockPM,
  title={Clock period minimization method of semi-synchronous circuits by delay insertion},
  author={Yukihide Kohira and Atsushi Takahashi},
  journal={The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.},
  year={2004},
  volume={1},
  pages={533-536 vol.1}
}
The minimum clock period in semisynchronous framework might be reduced if delays are increased by delay insertion. We propose a delay insertion algorithm to reduce the minimum clock period in semisynchronous framework. We show that the proposed algorithm achieves the minimum clock period in semisynchronous framework by delay insertion if the delay of each element is unique. Experiments show that the amount of inserting delay and computational time are smaller than the conventional algorithm. 
Highly Cited
This paper has 26 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
14 Citations
7 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 14 extracted citations

References

Publications referenced by this paper.
Showing 1-7 of 7 references

A circuit optimization method by the register path modi cation in consideration of the range of feasible clock timing

  • T. Yasui, K. Kurokawa, M. Toyonaga, A. Takahashi
  • In DA Symposium
  • 2002
2 Excerpts

A clustering based fast clock schedule algorithm for light clock-trees

  • M. Saitoh, M. Azuma, A. Takahashi
  • IEICE Transactions on Fundamentals,
  • 2002
1 Excerpt

Kajitani . Performance and reliability driven clock scheduling of sequential logic circuits

  • K. Kurokawa Yasui, M. Toyonaga
  • 1997

Similar Papers

Loading similar papers…