Clock generation and distribution for the first IA-64 microprocessor

@article{Tam2000ClockGA,
  title={Clock generation and distribution for the first IA-64 microprocessor},
  author={Simon Tam and Stefan Rusu and U. Nagarji Desai and Ryan Kim and Ji Zhang and Ian Young},
  journal={IEEE Journal of Solid-State Circuits},
  year={2000},
  volume={35},
  pages={1545-1552}
}
The clock design for the first implementation of the IA-64 microprocessor is presented. A clock distribution with an active distributed deskewing technique is used to achieve a low skew of 28 ps. This technique is capable of compensating skews caused by within-die process variations that are becoming a significant factor of the clock design. The global, regional and local clock distributions are described. A multilevel skew budget and local clock timing methodology are used to enable a high… CONTINUE READING
Highly Influential
This paper has highly influenced 11 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 255 citations. REVIEW CITATIONS
174 Citations
6 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 174 extracted citations

256 Citations

01020'00'03'07'11'15
Citations per Year
Semantic Scholar estimates that this publication has 256 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-6 of 6 references

Designing the best clock distribution network

  • P. J. Restle, A. Deutsch
  • 1998 Symp. VLSI Circuits Dig. Tech. Papers…
  • 1998
2 Excerpts

A 0.35 um CMOS 3-880MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors

  • I. Young
  • ISSCC Dig. Tech. Papers , 1997, pp. 330–331.
  • 1997
1 Excerpt

Similar Papers

Loading similar papers…