Clock gating for power optimization in ASIC design cycle theory & practice

  title={Clock gating for power optimization in ASIC design cycle theory & practice},
  author={Sukumar Jairam and Madhusudan Rao and Jithendra Srinivas and Parimala Vishwanath and H. Udayakumar and Jagdish C. Rao},
  journal={Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08)},
In this tutorial we present a comprehensive analysis of the available clock gate (CG) optimization approaches with re-cent innovations available in EDA tools as they have developed in time. Based on these approaches, we propose an integrated and additive design methodology spanning the backend design space. We show that over 30% power savings in dynamic power can be achieved through this methodology subject to application scenarios of the design. 
Highly Cited
This paper has 22 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.


Publications citing this paper.
Showing 1-10 of 16 extracted citations

Similar Papers

Loading similar papers…