Clock Distribution Using Multiple Voltages

  • Driver Buffer Receiver Vin
  • Published 1999

Abstract

Clock networks account for a significant fraction of the power dissipation of a chip and are critical to the performance. This paper presents theory and algorithms for building a low power clock tree. Two low power schemes are used: a reduced swing scheme and one using multiple supply voltages. We analyze the issue of tree construction and present… (More)

7 Figures and Tables

Topics

  • Presentations referencing similar topics