Circuit implementation of high-speed pipeline systems

@inproceedings{Cotten1965CircuitIO,
  title={Circuit implementation of high-speed pipeline systems},
  author={L. W. Cotten},
  booktitle={AFIPS '65 (Fall, part I)},
  year={1965}
}
  • L. Cotten
  • Published in AFIPS '65 (Fall, part I) 1965
  • Computer Science
The implementation of high-speed pipeline systems as described in this paper arose as a direct consequence of a large scale Department of Defense developmental effort initiated in 1962. The objective of the effort was to develop and make available a complete capability for producing individual special-purpose systems on a fast reaction basis. From 1962 to the present time attention was focused on all aspects of circuit and packaging technology, automated or computerized design aids, feasibility… Expand
Pipeline Architecture
TLDR
Two recent machines (the CRAY-1 and the Amdahl 470 V/6 systems) are presented to demonstrate how complex pipeline techniques can be used and how simple but advantageous pipeline concepts can be exploited. Expand
Synchronous performance and reliability improvement in pipelined ASICs
  • T. Soyata, E. Friedman
  • Computer Science
  • Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit
  • 1994
TLDR
An algorithm is presented by the authors for incorporating variable register delays, interconnect delay, and the clock skew into retiming and the results of applying the algorithm to MCNC benchmarks is presented and both performance and reliability improvements are observed. Expand
Pipelining on FPGAs: A Tutorial
  • E. Boemo
  • Computer Science
  • 2019 X Southern Conference on Programmable Logic (SPL)
  • 2019
TLDR
This tutorial reviews historical milestones and main concepts regarding the pipelining of electronic circuits, and analyses by examples aspects such as construction hints, pipeline metrics, effects of registering, preferential pipeline directions, and synchronization failures. Expand
Some experiments about wave pipelining on FPGA's
TLDR
This work describes a set of experiments about wave pipelining on FPGA's and shows that a 13-LUT logic depth circuit mapped on an XC4005PC84-6 runs as high as 85 MHz (single phase clocking) or 80 MHz (intentionally skewed clocking), exhibiting a latency of 95 ns. Expand
Pipelining and Clocking of High Performance Synchronous Digital Systems
This chapter discusses the effects of pipelining on the performance of high speed synchronous digital systems. In particular, the tradeoff between clock frequency and latency is described in terms ofExpand
A Scheme for Synchronizing High-Speed Logic Part II
  • H. Loomis
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 1970
TLDR
The technique is proposed to produce a lattice of interconnected clock pulse sources called clock pulse propagators (CPPs) which generate clock pulses which are acceptably synchronized with respect to the outputs of neighboring CPPs but are not required to be in synchronization with some machine-wide standard as in current practice. Expand
Pipelining of high performance synchronous digital systems
A new approach is described to the design of those synchronous digital systems in which the performance parameters latency and clock frequency are of primary importance. Specifically, the trade-offExpand
Instruction-level parallel processing: History, overview, and perspective
TLDR
An overview and historical perspective of the field of ILP and its development over the past three decades is provided. Expand
The Wave Pipeline Effect on LUT-Based FPGA Architectures
TLDR
The results show that, even for a single-phase non-skewed clocking strategy, a throughput as high as 85 MHz (measured) can be achieved, with 8 waves running in a 13-LUT logic depth combinational array with registered I/O, producing an initial latency of 9 clock cycles. Expand
Maximum-rate pipeline systems
  • L. Cotten
  • Computer Science
  • AFIPS '69 (Spring)
  • 1969
TLDR
Signal propagation delays in interconnections, delays encountered in traversing several levels of combinatorial logic, and to systems organizations must be addressed if the authors are to realize phenomenal improvements in computer logic speeds over the next decade. Expand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 17 REFERENCES
Design considerations for a 25-nanosecond tunnel diode memory
TLDR
The engineering considerations used in the design of a larger and faster memory employing the basic techniques employing series connections along two axes are described. Expand
A 10 Mc NDRO BIAX memory of 1024 word, 48 bit per word capacity
TLDR
The memory system described in this paper utilizes the BIAX memory element, with its inherently non-destructive readout properties, in a system organized to minimize circuit delays and utilize transmission line properties for the various signal paths. Expand
Millimicrosecond Transistor Current Switching Circuits
If transistor switching circuits are to have response times limited by the bandwidths of the transistors operating as amplifiers and by diffusion or transit time delay, it becomes necessary to avoidExpand
The model 92 as a member of the system/360 family
  • G. Amdahl
  • Computer Science
  • AFIPS '64 (Fall, part II)
  • 1964
TLDR
The Model 92 is a full-fledged member of the System/360 line of processors and aims to provide a system capable of satisfying all of the varied computing applications to which IBM machines were applied in the past. Expand
Engineering Aspects of Large, High-Speed Computer Design; Part I—Hardware Aspects," presented at the Office of Naval Research Symposium on High-Speed Computer Hardware
  • 1964
The case for hybrid circuits
The Logic Design of Transistor Digital Computers
A Large High Speed Magnetic Film Memory System
  • presented at the symposium Les Techniques des Memory Colloque Internationale
  • 1965
A Large High Speed Magnetic Film Memory System," presented at the symposium Les Techniques des Memory Colloque Internationale, Paris, Apr
  • 5-10,
  • 1965
Mathematical Statistics, Prentice-Hall, Englewood Cliffs, N
  • J.,
  • 1964
...
1
2
...