Circuit design and modeling for soft errors

  title={Circuit design and modeling for soft errors},
  author={A. KleinOsowski and E. Cannon and P. Oldiges and L. Wissel},
  journal={IBM J. Res. Dev.},
As semiconductor devices decrease in size, soft errors are becoming a major issue that must be addressed at all stages of product definition. Even before prototype silicon chips are available for measuring, modeling must be able to predict soft-error rates with reasonable accuracy. As the technology matures, circuit test sites are produced and experimentally tested to determine representative fail rates of critical SRAM and flip-flop circuits. Circuit models are then fit to these experimental… Expand
Modeling and Analysis of SER in Combinational Circuits
Transient faults in logic circuits are an important reliability concern for future technology nodes. In order to guide the design process and the choice of circuit optimization techniques, it isExpand
Design sensitivity of Single Event Transients in scaled logic circuits
The effects of device scaling from 45nm to 12nm processes and circuit parameter tuning on SETs is discussed and a probability model which examines the propagation of SET at any node to the output of a circuit is proposed. Expand
Characterization of Parasitic Bipolar Transistors in 45 nm Silicon-on-Insulator Technology
This paper describes the importance of bipolar current gain and diode ideality factor to predictions of single-event circuit responses. It then reports on measurements of parasitic bipolarExpand
Versatile and Efficient Techniques for Speeding-Up Circuit Level Simulated Fault-Injection Campaigns
Experimental results show that the HSECT-SPI (HIT Soft Error Characterization Toolkit-Spice Based) platform is efficient, accurate and can direct the design of soft error immune circuits with at least three orders of magnitudes speed gain. Expand
Flip-Flop Upsets From Single-Event-Transients in 65 nm Clock Circuits
This paper describes upsets of 65 nm flip-flops caused by Single-Event-Transients in clock-tree circuits. The upset rate is predicted through modeling, and compared to upset rates measured on a 65 nmExpand
Phaser: Phased methodology for modeling the system-level effects of soft errors
An overview of Phaser, a toolset and methodology for modeling the effects of soft errors on the architectural and microarchitectural functionality of a system, and Phaser/M1, the early stage of the predictive modeling of behavior are presented. Expand
System RAS implications of DRAM soft errors
  • T. J. Dell
  • Engineering, Computer Science
  • IBM J. Res. Dev.
  • 2008
This paper describes some of the history of DRAM soft-error discovery and the subsequent development of mitigation strategies, and examines some architectural considerations that can exacerbate the effect ofDRAM soft errors and may have system-level implications for today's standard fault-tolerance schemes. Expand
Formal modeling and reasoning for reliability analysis
An overview of the existing formal methods for modeling and reasoning about transient faults is given and the main aspects of transient fault propagation and the advantages and drawbacks of different approaches to modeling them are described. Expand
Alpha-particle-induced upsets in advanced CMOS circuits and technology
The current status of single-event upsets caused by alpha-particles in IBM circuits and technology is reviewed to assess the importance of this issue for microprocessors requiring both high performance and high reliability. Expand
POWER7TM local clocking and clocked storage elements
This paper will focus on the special features added to the CSE design with these considerations in mind on the POWER7™ chip, designed in a 45nm silicon-on-insulator (SOI) technology. Expand


Modeling Single-Event Upsets in 65-nm Silicon-on-Insulator Semiconductor Devices
This paper describes a technique for modeling single-event upsets due to ionizing radiation in a partially depleted silicon-on-insulator (SOI) MOSFET device. Two current pulses are used, oneExpand
SRAM SER in 90, 130 and 180 nm bulk and SOI technologies
We investigate the soft error rate (SER) of bulk and SOI SRAMs at the 90, 130 and 180 nm technology nodes. We use accelerated testing and Monte Carlo modeling to determine SER sensitivity toExpand
A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries
This paper presents a study using alpha- and neutron-accelerated tests to characterize soft error rates (SER) of flip-flops that are used in 90-nm CMOS production designs. The investigated flip-flopsExpand
Impacts of front-end and middle-end process modifications on terrestrial soft error rate
  • P. Roche, G. Gasiot
  • Engineering
  • IEEE Transactions on Device and Materials Reliability
  • 2005
This paper reviews soft error rate (SER) mitigations with standard process modifications in up-to-date commercial CMOS SRAMs and flip-flops. Acting in the front-end or middle-end levels, theExpand
Propagating SET Characterization Technique for Digital CMOS Libraries
A circuit architecture based on simple logic gates is described which uses small chip areas and low speed testing to characterize single event transients for digital applications. Utility of thisExpand
Upset hardened memory design for submicron CMOS technology
A novel design technique is proposed for storage elements which are insensitive to radiation-induced single-event upsets. This technique is suitable for implementation in high density ASICs andExpand
A Microarchitectural Analysis of Soft Error Propagation in a Production-Level Embedded Microprocessor
Current trends in device scaling continue to cause an increasing risk of transient faults in microprocessors due to high energy strikes from radiated particles. In this work, we present a thoroughExpand
Soft errors in advanced semiconductor devices-part I: the three radiation sources
In this review paper, we summarize the key distinguishing characteristics and sources of the three primary radiation mechanisms responsible for inducing soft errors in semiconductor devices andExpand
Soft-error Monte Carlo modeling program, SEMM
SEMM (Soft-Error Monte Carlo Modeling) calculates the soft-error rate (SER) of semiconductor chips due to ionizing radiation, used primarily to determine whether chip designs meet SER specifications. Expand
Design of the Power6 Microprocessor
The POWER6trade microprocessor combines ultra-high frequency operation, aggressive power reduction, a highly scalable memory subsystem, and mainframe-like reliability, availability, andExpand