Corpus ID: 17641247

Circuit Optimization and Design Automation Techniques for Low Power CMOS VLSI Design : A Review

@inproceedings{Patil2015CircuitOA,
  title={Circuit Optimization and Design Automation Techniques for Low Power CMOS VLSI Design : A Review},
  author={S. Patil},
  year={2015}
}
  • S. Patil
  • Published 2015
  • Reports indicate that 40% or even higher percentage of the total power consumption is due to the leakage of transistors. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. This paper focuses on circuit optimization and design automation techniques to accomplish this goal. The first part of the paper provides an overview of main sources of leakage current in CMOS transistor. The second part of the paper describes a… CONTINUE READING
    1 Citations

    Figures from this paper

    2x2 Matrix Multiplication with 4-Bit elements in 45nm CMOS Technology

    References

    SHOWING 1-5 OF 5 REFERENCES
    A NEW APPROACH FOR Leakage Power Reduction Techniques in Deep Submicron Technologies in CMOS CIRCUIT for VLSI Applications
    • 18
    • Highly Influential
    STRATEGIES & METHODOLOGIES FOR LOW POWER VLSI DESIGNS: A REVIEW
    • 26
    A new leakage reduction method for ultra low power VLSI design for portable devices
    • 17
    Aswale and S . S . Chopade , " Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits "
    • A REVIEW " , International Journal of Advances in Engineering & Technology " A New Leakage Reduction Method for Ultra Low Power VLSI Design for Portable Devices " , 2 nd International conference on Power , Control and Embedded Systems
    • 2012
    and Dr . FazalNoorbasha , " Cadence Design of Leakage Power Reduction Circuit in CMOS VLSI Design "
    • International Journal of Engineering Research and Applications