• Corpus ID: 17641247

Circuit Optimization and Design Automation Techniques for Low Power CMOS VLSI Design : A Review

@inproceedings{Patil2015CircuitOA,
  title={Circuit Optimization and Design Automation Techniques for Low Power CMOS VLSI Design : A Review},
  author={Shridevi V. Patil},
  year={2015}
}
Reports indicate that 40% or even higher percentage of the total power consumption is due to the leakage of transistors. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. This paper focuses on circuit optimization and design automation techniques to accomplish this goal. The first part of the paper provides an overview of main sources of leakage current in CMOS transistor. The second part of the paper describes a… 

Figures from this paper

2x2 Matrix Multiplication with 4-Bit elements in 45nm CMOS Technology

TLDR
A simple and effective method for matrices multiplication is proposed, and a modified 2-bit and 4-bit multiplier architectures based on Vedic mathematics, which is proven to be more efficient than the standard architectures.

References

SHOWING 1-10 OF 12 REFERENCES

Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits

TLDR
Circuit optimization and design automation techniques are introduced to bring leakage under control in CMOS circuits and present techniques for active leakage control.

Low Leakage Power SRAM Design Using Lector Technique In

The major portion of total power consumption in the integrated device is leakage power dissipation and is expected to grow exponentially in the next decade as per the International Technology Roadmap

A NEW APPROACH FOR Leakage Power Reduction Techniques in Deep Submicron Technologies in CMOS CIRCUIT for VLSI Applications

In CMOS circuits, the reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence, static power dissipation. For the most recent CMOS

Static Power Optimization Using Dual Sub-Threshold Supply Voltages in Digital CMOS VLSI Circuits

TLDR
“Dual sub-threshold voltage supply” technique is used to operate the transistor under off state or either in on state by applying some voltage at the gate of the MOS transistor to digital circuits, so that the power dissipation is reduced and the performance of the circuit is increased.

Analysis of sub threshold leakage reduction techniques in deep sub micron regime for CMOS VLSI circuits

  • R. AnjanaAjay Kumar Somkuwar
  • Engineering
    2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT)
  • 2013
Leakage power dissipation has become major portion of total power consumption in the integrated device and is expected to grow exponentially in the next decade as per International Technology Roadmap

STRATEGIES & METHODOLOGIES FOR LOW POWER VLSI DESIGNS: A REVIEW

Low power has emerged as a principal theme in today’s world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With

A new leakage reduction method for ultra low power VLSI design for portable devices

TLDR
This paper proposes a new method to reduce static power in the CMOS VLSI circuit using stacked sleep transistor without being penalized in power delay product requirement and circuit performance.

Cadence Design of Leakage Power Reduction Circuit in CMOS VLSI Design

In this paper, a low-power novel design technique proposed in [1] to minimize the standby leakage power, in nanoscale CMOS very large scale integration (VLSI) systems by generating the reverse

Designing low-power circuits: practical recipes

TLDR
The purpose of this paper is to summarize, mainly by way of examples, what in the experience are the most trustful approaches to low-power design, and to provide insights a designer can rely upon when power consumption is a critical constraint.

Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits

TLDR
The sleepy stack and variable body biasing approach shows improved results in terms of static power, while conventional CMOS, stack and dual threshold transistor stacking, sleepy stack, sleepy keeper technique etc.