Circuit Design with Independent Double Gate Transistors

@article{Srivastava2010CircuitDW,
  title={Circuit Design with Independent Double Gate Transistors},
  author={Viranjay M. Srivastava and Nitant Saubagya and Ghanshyam Singh},
  journal={2010 International Conference on Advances in Computer Engineering},
  year={2010},
  pages={289-291}
}
Circuits with transistors using independently controlled gates have been designed to reduce the number of transistors and to increase the logic density per area. This paper proposed a full adder and substractor circuit with novel Vertical Slit Field Effect Transistor and unique independent double gate properties to demonstrate the possible advantages for independent double gate circuits. With the help of double gate transistor, some of the used parameters value has been varied significantly… CONTINUE READING
Highly Cited
This paper has 26 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-8 of 8 extracted citations

Full Subtractor Circuit Design with Independent Double Gate Transistor

2010 International Conference on Recent Trends in Information, Telecommunication and Computing • 2010
View 4 Excerpts
Highly Influenced

A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures

IEEE Journal on Emerging and Selected Topics in Circuits and Systems • 2012
View 1 Excerpt

Vertical Slit Field Effect Transistor in ultra-low power applications

Thirteenth International Symposium on Quality Electronic Design (ISQED) • 2012
View 1 Excerpt

Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration

Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011 • 2011

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Parasitic Capacitances in Double Gate MOSFET

2010 International Conference on Recent Trends in Information, Telecommunication and Computing • 2010

Circuit design with independent double gate transistors

R. Emling M. Weis, D. Schmitt
J . Advances in Radio Science • 2009

Double Pole Four Throw switch design with CMOS inverter

2009 Fifth International Conference on Wireless Communication and Sensor Networks (WCSN) • 2009

Relevance of VEE Programming for Measurement of MOS Device Parameter

Viranjay M. Srivastava
IEEE Advanced Computing Conference ( IACC ) , March • 2009

Complementary Vertical Slit Field Effect Transistors

W. Maly, A. Pfitzner
CSSI Techreport No. CSSI 08-02, • 2008
View 1 Excerpt

Low Power SRAM Cell Using Vertical Slit Field Effect Transistor (VeSFET)

M. Weis, A. Pfitzner, +7 authors W. Maly
European Solid-State Circuits Conference, ESSCIRC Fringe, • 2008
View 1 Excerpt

Integrated Circuit Fabrication and Associated Methods, Devices and Systems, U.S. Non-Provisional Patent Application Serial Number CMU Docket 06-091

W. Maly
DMC Docket • 2007
View 1 Excerpt