Chip package interaction: A stress analysis on 3D IC's packages

Abstract

In this work CPI induced mechanical stress for 3D stacks and 3D interposer packages is studied. The stress built during package assembly has been obtained using finite element modeling (FEM). For the package layout and materials properties chosen for this work, the results shown that the stresses induced during the processing of a 3D stacks and 3D interposer configuration are similar when they are assembled in a Flip Chip Ball Grid Array (fcBGA) package. Furthermore, the interconnection between the different silicon dies assured with the use of μbumps were analyzed with different interconnect densities and configurations. Results shown that stress induced around the μbumps increases by increasing the μbump pitch. Different molding configurations for the fcBGA packages were investigated, including high power (exposed die) and low power (embedded dies) packages. The results showed that exposed die packages present lower out of plane deformation due to a reduction of the epoxy mold compound (EMC) thickness. It is very important to accurately calculate the residual stresses that each processing steps of the assembly induced on the die. Mass reflow and thermo compression bonding process assembly have been investigated. Results showed that solder joint reflow is the bottleneck for mass reflow process assembly, high stress in this step indicate that failures can occur. In this work we showed that low CTE laminate is a good alternative to reduce until 60% stress at flip chip reflow step.

18 Figures and Tables

Cite this paper

@article{Lofrano2015ChipPI, title={Chip package interaction: A stress analysis on 3D IC's packages}, author={M. Lofrano and Mario Gonzalez and Wei Dong Guo and Geert Van der Plas}, journal={2015 16th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems}, year={2015}, pages={1-9} }