Chip package interaction: A stress analysis on 3D IC's packages

  title={Chip package interaction: A stress analysis on 3D IC's packages},
  author={Melina Lofrano and M. Bargallo Gonzalez and Wei Guo and Geert Van der Plas},
  journal={2015 16th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems},
In this work CPI induced mechanical stress for 3D stacks and 3D interposer packages is studied. The stress built during package assembly has been obtained using finite element modeling (FEM). For the package layout and materials properties chosen for this work, the results shown that the stresses induced during the processing of a 3D stacks and 3D interposer configuration are similar when they are assembled in a Flip Chip Ball Grid Array (fcBGA) package. Furthermore, the interconnection between… CONTINUE READING
2 Extracted Citations
11 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 11 references

" A multilevel sub - modeling approach to evaluate 3 D IC packaging induced stress on hybrid interconnect structures "

  • M Lofrano
  • Microelectronic engineering
  • 2014

Bonding Assembly Process and Reliability Studies of Cu Pillar Bump on Cu/Low-K Chip

  • K. Y. Au, et al Thermo-Compression
  • IEEE 16th Electronics Packaging Technology…
  • 2014

Structures for Characterization of Thermal-Mechanical Stress in 3D Stacked IC for Analog Design

  • V. Cherman, et al Test
  • 64th Electronic Components & Technology…
  • 2014

aI, "Chip Package Interaction (CPI): Thermo Mechanical challenges in 3D Technologies," IEEE 14th Electronics Packaging Technology Conference, Singapore, December

  • S. Arkalgud
  • Scaling Walls", IMAPS 2013 Device Packaging…
  • 2013

Similar Papers

Loading similar papers…