Chip-package hybrid clock distribution network and DLL for low jitter clock delivery

Abstract

This paper presents a chip-package hybrid clock distribution network and delay-locked loop (DLL) with which to achieve extremely low jitter clock delivery. The proposed hybrid clock distribution network and DLL provide digital noise-free and low-jitter clock signals by utilizing lossless package layer interconnections instead of lossy on-chip global wires… (More)

Topics

15 Figures and Tables

Slides referencing similar topics