Chip Power Model - A New Methodology for System Power Integrity Analysis and Design

@article{Kulali2007ChipPM,
  title={Chip Power Model - A New Methodology for System Power Integrity Analysis and Design},
  author={E. Kulali and Evgeny Wasserman and Ji Zheng},
  journal={2007 IEEE Electrical Performance of Electronic Packaging},
  year={2007},
  pages={259-262}
}
A compact SPICE equivalent circuit model of full-chip power network is proposed in this paper to address the system power integrity co-design and optimization. The theory and procedures for the generation of the compact chip power model is described. The accuracy validation of the chip power model is also presented. 
Highly Cited
This paper has 23 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
15 Citations
6 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 15 extracted citations

References

Publications referenced by this paper.

Similar Papers

Loading similar papers…