Characterization of the burst stabilization protocol for the RR/RR CICQ switch

@article{Gunther2003CharacterizationOT,
  title={Characterization of the burst stabilization protocol for the RR/RR CICQ switch},
  author={Neil J. Gunther and Kenneth J. Christensen and Kenji Yoshigoe},
  journal={28th Annual IEEE International Conference on Local Computer Networks, 2003. LCN '03. Proceedings.},
  year={2003},
  pages={260-269}
}
Input buffered switches with virtual output queueing (VOQ) can be unstable when presented with unbalanced loads. Existing scheduling algorithms, including iSLIP for input queued (IQ) switches and round robin (RR) for combined input and crossbar queued (CICQ) switches, exhibit instability for some schedulable loads. We investigate the use of a queue length threshold and bursting mechanism to achieve stability without requiring internal speed-up. An analytical model is developed to prove that the… 

Figures and Tables from this paper

Design and evaluation of the combined input and crossbar queued (cicq) switch
TLDR
This dissertation investigates a new combined input and crossbar queued (CICQ) switch architecture and proposes new methods for improving the performance, stability, and scalability of the CICQ switch.
A non-uniform traffic oriented scheduling algorithm in combined input-crosspoint-queued (CICQ) switches
TLDR
Simulations have demonstrated that DRR can achieve 100% throughput under arbitrary traffic using only one buffer cell in each crosspoint, and the proposed DRR algorithm keeps the high simplicity and efficiency of RR-RR with O(1) complexity while overcoming the instability problem ofRR-RR.
New Round-Robin Scheduling Algorithm for Combined Input-Crosspoint Buffered Switch
TLDR
The results show the advantage of the ERR-ERR CICQ switch as a competitor for the next generation of high-performance packet switches.
The virtualization spectrum from hyperthreads to GRIDs
TLDR
This work observes that disparate types of VMs lie on a discrete spectrum bounded by hyperthreading at one extreme and GRID-like services at the other, and recognizes that poll-based scheduling is the common architectural element in many VM implementations.
The Combined Input and Crosspoint Queued Switch
U of South Florida CAREER : Performance Evaluation of Gigabit Ethernet Networks , A Systems and Experimental Approach Participant Individuals : Graduate student
I have collaborated with Alan George (faculty) at the University of Florida, Neil Gunther (consultant) at Performance Dynamics, Aju Jacob (student) at the University of Florida, Joe Rogers (graduate

References

SHOWING 1-10 OF 32 REFERENCES
A threshold based scheduling algorithm for input queue switch
  • W. Cui, H. Ko, Sunshin An
  • Computer Science, Business
    Proceedings 15th International Conference on Information Networking
  • 2001
TLDR
This work proposes a round-robin based parallel scheduling algorithm (T-RRM) for crossbar switches with input queues to reduce the average delay of cells.
A parallel-polled virtual output queued switch with a buffered crossbar
  • K. Yoshigoe, K. Christensen
  • Computer Science, Business
    2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552)
  • 2001
TLDR
Using simulation, the PP-VOQ with buffered crossbar switch is shown to have lower switch delay at high offered loads than an iSLIP switch for both cell and variable-length packet traffic.
The iSLIP scheduling algorithm for input-queued switches
TLDR
This paper presents a scheduling algorithm called iSLIP, an iterative, round-robin algorithm that can achieve 100% throughput for uniform traffic, yet is simple to implement in hardware, and describes the implementation complexity of the algorithm.
A high-throughput scheduling algorithm for a buffered crossbar switch fabric
TLDR
It is shown, through fluid model techniques, that this system achieves 100% throughput for input traffic that satisfies the strong law of large numbers and that produces a load /spl les/1/N for any input/output pair of an N/spl times/N switching fabric.
Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch
TLDR
Numerical results show that the mean cell delay time performance of the CIC switch using the proposed scheduling algorithms is better than that of an input-queued ATM switch and the required buffer size is smaller than that for a crosspoint-queuing ATM switch.
An evolution to crossbar switches with virtual output queuing and buffered cross points
TLDR
This tutorial article presents an overview of switch matrix scheduling for VOQ IQ switches with crossbar switch fabrics, and shows how CICQ switches have simple schedulers and result in lower delay than IQ switches, both of which have unstable regions.
The RR/RR CICQ switch: hardware design for 10-Gbps link speed
TLDR
This paper develops a priority encoder based RR poller that uses feedback masking and has lower delay than any known design for an FPGA implementation.
Achieving 100% throughput in an input-queued switch
TLDR
This paper proves that if a suitable queueing policy and scheduling algorithm are used then it is possible to achieve 100% throughput for all independent arrival processes.
Matching output queueing with a combined input output queued switch
  • Shang-Tse Chuang, Ashish Goel, N. McKeown, B. Prabhakar
  • Computer Science
    IEEE INFOCOM '99. Conference on Computer Communications. Proceedings. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. The Future is Now (Cat. No.99CH36320)
  • 1999
TLDR
It is demonstrated that a combined input output queueing (CIOQ) switch running twice as fast as an input-queued switch can provide precise emulation of a broad class of packet scheduling algorithms, including WFQ and strict priorities.
High-performance multi-queue buffers for VLSI communications switches
TLDR
This work presents a new design of buffers that provide non-FIFO message handling and efficient storage allocation for variable size packets through the use of linked lists managed by a simple on-chip controller and shows that the new buffer outperforms its "competition" and can be used to improve the performance of a wide variety of systems currently using less efficient buffers.
...
...