Characterization of an architecture for front-end pixel binning in an integrating pixel array detector

  title={Characterization of an architecture for front-end pixel binning in an integrating pixel array detector},
  author={Dhanashree Gadkari and Katherine Shanks and Hugh T. Philipp and Mark Tate and Julia Thom-Levy and Sol M. Gruner},
  journal={arXiv: Instrumentation and Detectors},
Optimization of an area detector involves compromises between various parameters like frame rate, read noise, dynamic range and pixel size. We have implemented and tested a novel front-end binning design in a photon-integrating hybrid pixel array detector using the MM-PAD-2.0 pixel architecture. In this architecture, the pixels can be optionally binned in a 2$\times$2 pixel configuration using a network of switches to selectively direct the output of 4 sensor pixels to a single amplifier input… Expand

Figures from this paper

Characterization of 128x128 MM-PAD-2.1 ASIC: A Fast Framing Hard X-Ray Detector with High Dynamic Range
We characterize a new x-ray Mixed-Mode Pixel Array Detector (MM-PAD2.1) Application Specific Integrated Circuit (ASIC). Using an integrating pixel front-end with dynamic charge removal architecture,Expand


A mixed analog and digital pixel array detector for synchrotron x-ray imaging
  • Ph.D. dissertation
  • 2008
Accelerator design for the Cornell High Energy Synchrotron Source upgrade
Practical considerations for high-speed X-ray pixel array detectors and X-ray sensing materials
Abstract Advances in synchrotron light sources are creating new opportunities for scientific discovery by producing intense, low-emittance pulses of X-ray illumination. Detectors play a critical linkExpand
Accelerator Design for the CHESS-U Upgrade.
The design objectives, constraints, and implementation for the CESR accelerator upgrade for CHESS-U, an upgrade to increase high-energy flux for x-ray users, are described. Expand
IBEX: Versatile Readout ASIC With Spectral Imaging Capability and High Count Rate Capability
IBEX is a novel mixed-mode CMOS application-specific integrated circuit (ASIC), developed at DECTRIS Ltd., dedicated to the readout of hybrid photon counting semiconductor pixel detectors. The chipExpand
Characterization of Chromium Compensated GaAs as an x-ray Sensor Material for Charge-Integrating Pixel Array Detectors
We studied the properties of chromium compensated GaAs when coupled to charge integrating ASICs as a function of detector temperature, applied bias and x-ray tube energy. The material is aExpand
High Dynamic Range X-Ray Detector Pixel Architectures Utilizing Charge Removal
Several charge integrating CMOS pixel front ends utilizing charge removal techniques have been fabricated to extend dynamic range for X-ray diffraction applications at synchrotron sources and X-rayExpand
Construction of CHESS compact undulator magnets at Kyma
In 2014 KYMA S.r.l. has built two CHESS Compact Undulator (CCU) magnets that are at present installed and successfully operate at the Cornell Electron Storage Ring. This type of undulator wasExpand
Geometrante Construction of CHESS compact undulator magnets at Kyma , SPIE Optics + Optoelectronics
  • Advances in X - ray Free - Electron Lasers Instrumentation III 9512
  • 2015
Geometrante Construction of CHESS compact undulator magnets at Kyma, SPIE Optics+Optoelectronics. Advances in X-ray Free-Electron Lasers
  • 2015