Characterization of Equalized and Repeated Interconnects for NoC Applications

  title={Characterization of Equalized and Repeated Interconnects for NoC Applications},
  author={Byungsub Kim and Vladimir Stojanovic},
  journal={IEEE Design & Test of Computers},
As the number of cores increases and onand off-chip bandwidth demand rises, it is becoming increasingly more difficult to rely on conventional interconnects and remain within the chip power budget. This article explores leveraging equalization for global and semi-global long interconnects to overcome this problem. 
Highly Cited
This paper has 19 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 12 extracted citations

Device Requirements for Optical Interconnects to Silicon Chips

Proceedings of the IEEE • 2009
View 4 Excerpts
Highly Influenced

A sample reduction technique by aliasing channel response for fast equalizing transceiver design

2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) • 2015
View 3 Excerpts

An Approximate Closed-Form Channel Model for Diverse Interconnect Applications

IEEE Transactions on Circuits and Systems I: Regular Papers • 2014
View 2 Excerpts

Designing Chip-Level Nanophotonic Interconnection Networks

IEEE Journal on Emerging and Selected Topics in Circuits and Systems • 2012

An analytical model of scaled RC-dominant wires for high-speed wireline transceiver design

2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2011


Publications referenced by this paper.
Showing 1-10 of 10 references

A 10-mW 3.6-Gbps I/O transmitter

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) • 2003
View 5 Excerpts
Highly Influenced

A 0.28pJ/b 2Gb/s/ch Transceiver in 90 nm CMOS for 10 mm OnChip Interconnects,’

E. Mensink
Proc. IEEE Int’l Solid-State Circuits Conf. (ISSCC • 2007
View 2 Excerpts

An 80Tile 1.28TFLOPS Network-on-Chip in 65 nm CMOS,’

S. Vangal
Proc. IEEE Int’l Solid-State Circuit Conf. (ISSCC • 2007
View 1 Excerpt

Flattened Butterfly Topology for On-Chip Networks

IEEE Computer Architecture Letters • 2007
View 1 Excerpt

New generation of predictive technology model for sub-45nm design exploration

7th International Symposium on Quality Electronic Design (ISQED'06) • 2006
View 1 Excerpt

Designing for signal integrity in wave-pipelined SOC global interconnects

Proceedings 2005 IEEE International SOC Conference • 2005
View 2 Excerpts

Near speed-of-light on-chip interconnects using pulsed current-mode signalling

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005. • 2005
View 3 Excerpts

How scaling will change processor architecture

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) • 2004
View 1 Excerpt

On-Chip Wires: Scaling and Efficiency,’

R. Ho
doctoral dissertation, Dept. of Electrical Engineering, Stanford Univ., • 2003
View 2 Excerpts

Optimal interconnection circuits for VLSI

IEEE Transactions on Electron Devices • 1985
View 2 Excerpts

Similar Papers

Loading similar papers…