Cache index-aware memory allocation

@inproceedings{Afek2011CacheIM,
  title={Cache index-aware memory allocation},
  author={Y. Afek and D. Dice and Adam Morrison},
  booktitle={ISMM '11},
  year={2011}
}
Poor placement of data blocks in memory may negatively impact application performance because of an increase in the cache conflict miss rate [18]. For dynamically allocated structures this placement is typically determined by the memory allocator. Cache index-oblivious allocators may inadvertently place blocks on a restricted fraction of the available cache indexes, artificially and needlessly increasing the conflict miss rate. While some allocators are less vulnerable to this phenomena, no… Expand
26 Citations
HALO: post-link heap-layout optimisation
  • 1
  • PDF
The Influence of Malloc Placement on TSX Hardware Transactional Memory
  • 13
  • PDF
A pr 2 01 5 The Influence of Malloc Placement on TSX Hardware Transactional Memory
  • Highly Influenced
  • PDF
User Mode Memory Page Management: An old idea applied anew to the memory wall problem
  • 1
  • PDF
DWARM: A wear-aware memory management scheme for in-memory file systems
  • 8
0 A Survey on Cache Management Mechanisms for Real-Time Embedded Systems
  • 1
Remote Memory References at Block Granularity
  • 1
  • PDF
Compact NUMA-aware Locks
  • 12
  • PDF
A Survey on Cache Management Mechanisms for Real-Time Embedded Systems
  • 51
  • PDF
...
1
2
3
...

References

and P
  • R. Wilson . Hoard: a scalable memory allocator for multithreaded applications. I Proc. ninth international conference on Architectural Support f r Programming Languages and Operating Systems , pages 117–128, New York, NY, USA
  • 2000