Cache RAM inductive fault analysis with fab defect modeling

@inproceedings{Mak1998CacheRI,
  title={Cache RAM inductive fault analysis with fab defect modeling},
  author={T. M. Mak and Debika Bhattacharya and Cheryl Prunty and Bob Roeder and Nermine Ramadan and F. Joel Ferguson and Jianlin Yu},
  booktitle={ITC},
  year={1998}
}
This paper describes how an Inductive Fault Analysis (IFA) method was used in determining the expected yield and test algorithm effectiveness in SRAMs. One portion of the paper describes the process of gathering and correlating defect data from different sources to get a meaningful and accurate defect distribution. This data is used in the IFA software to weight the probability of faults occurring. With the fault data from two SRAM cells the yield of those devices is estimated and compared with… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 15 extracted citations

Fast detection of data retention faults and other SRAM cell open defects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2006
View 4 Excerpts
Highly Influenced

It Makes Sense to Combine DFT and DFR/DFY

ITC • 1999
View 3 Excerpts
Highly Influenced

Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode

17th International Conference on VLSI Design. Proceedings. • 2004
View 2 Excerpts

References

Publications referenced by this paper.
Showing 1-8 of 8 references

Computer-Aided Process Monitoring

Samir B. Naik
PhD. Thesis, Camegie Mellon University tech report number CMUCAD-94-30, • 1994

Carafe User’s Manual

Cyrus Bazeghi, Alvin Jee
UCSC Computer Engineering Department Tech. Report UCSCCRL-94-20, • 1994

Carafe: an inductive fault analysis tool for CMOS VLSI circuits

Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium • 1993

thesis, “Inductive Fault Analysis of VLSI Circuits

F. Joel Ferguson, PhD
Camegie Mellon University Department of Electrical and Computer Engineering tech report CMUCAD-8751, • 1987

Built-In Self-Test Techniques

IEEE Design & Test of Computers • 1985

Dreckmann, "Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product

C. H. Stapper, M.A.N. McLaren
IBM Journal of Research and Development, May 1980, • 1980

Similar Papers

Loading similar papers…