Cache-Coherent Distributed Shared Memory : Perspectives on Its Development and Future Challenges

  title={Cache-Coherent Distributed Shared Memory : Perspectives on Its Development and Future Challenges},
  author={John Hennessy and Mark Heinrich and Anoop Gupta},
Distributed shared memory is an architectural approach that allows multiprocessors to support a single shared address space that is implemented with physically distributed memories. Hardwaresupported distributed shared memory is becoming the dominant approach for building multiprocessors with moderate to large numbers of processors. Cache coherence allows such architectures to use caching to take advantage of locality in applications without changing the programmer’s model of memory. We review… CONTINUE READING
Highly Cited
This paper has 46 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 30 extracted citations

A brief overview of the challenges of the multicore roadmap

2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES) • 2014
View 1 Excerpt

Efficient distributed memory management in a multi-core H.264 decoder on FPGA

2013 International Symposium on System on Chip (SoC) • 2013
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 26 references

The evolution of the HP/Convex Exemplar

Proceedings IEEE COMPCON 97. Digest of Papers • 1997
View 4 Excerpts
Highly Influenced

StarT-Voyager: A Flexible Platform for Exploring Scalable SMP Issues

Proceedings of the IEEE/ACM SC98 Conference • 1998
View 2 Excerpts

The Mercury Interconnect Architecture: A Cost-effective Infrastructure For High-performance Servers

Conference Proceedings. The 24th Annual International Symposium on Computer Architecture • 1997

SCI interconnect chipset and adapter: Building large scale enterprise servers with Pentium Pro SHV nodes

R. Clark
Data General, Tech. Rep., 1996. • 1996
View 1 Excerpt

Similar Papers

Loading similar papers…