CRT-Based High-Speed Parallel Architecture for Long BCH Encoding

@article{Zhou2009CRTBasedHP,
  title={CRT-Based High-Speed Parallel Architecture for Long BCH Encoding},
  author={Jie Zhou},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  year={2009},
  volume={56},
  pages={684-686}
}
Bose-Chaudhuri-Hocquenghen (BCH) error-correcting codes are now widely used in communication system and digital technology. The direct linear feedback shifted register (LFSR)-based encoding of a long BCH code suffers from the large fan-out effect of some XOR gates. This makes the LFSR-based encoders of long BCH codes not keep up with the data transmission speed in some applications. The technique for eliminating the large fan-out effect by J-unfolding method and some algebraic manipulation has… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 21 CITATIONS

Area-Efficient Multimode Encoding Architecture for Long BCH Codes

  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2013
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A CRT-Based BCH Encoding and FPGA Implementation

  • 2010 International Conference on Information Science and Applications
  • 2010
VIEW 3 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Three-bit fast error corrector for BCH codes on GPUs

  • 2019 IEEE International Conference on Consumer Electronics (ICCE)
  • 2019

Area-effcient re-encoding scheme for NAND Flash Memory with multimode BCH Error correction

  • 2018 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2018
VIEW 3 EXCERPTS
CITES METHODS & BACKGROUND

Memory-efficient Error Correction Scheme for Flash Memories using GPU

  • 2018 IEEE International Workshop on Signal Processing Systems (SiPS)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

A hardware-efficient BCH encoder design

  • 2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)
  • 2016
VIEW 3 EXCERPTS
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 13 REFERENCES

Eliminating the fanout bottleneck in parallel long BCH encoders

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2004
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

High-speed CRC computation using state-space transformations

  • GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270)
  • 2001
VIEW 1 EXCERPT

Glaise, “A two-step computation of cyclic redundancy code CRC-32 for ATM networks,

R J.
  • IBM J. Res. Develop.,
  • 1997

Similar Papers