CONTREX: Design of Embedded Mixed-Criticality CONTRol Systems under Consideration of EXtra-Functional Properties

@article{Grttner2016CONTREXDO,
  title={CONTREX: Design of Embedded Mixed-Criticality CONTRol Systems under Consideration of EXtra-Functional Properties},
  author={Kim Gr{\"u}ttner and Ralph G{\"o}rgen and S{\"o}ren Schreiner and Fernando Herrera and Pablo Pe{\~n}il and Julio Luis Medina Pasaje and Eugenio Villar and Gianluca Palermo and William Fornaciari and Carlo Brandolese and Davide Gadioli and Emanuele Vitali and Davide Zoni and Sara Bocchio and Luca Ceva and Paolo Azzoni and Massimo Poncino and Sara Vinco and Enrico Macii and Salvatore Cusenza and John M. Favaro and Ra{\'u}l Valencia and Ingo Sander and Kathrin Rosvall and Nima Moghaddami Khalilzad and Davide Quaglia},
  journal={2016 Euromicro Conference on Digital System Design (DSD)},
  year={2016},
  pages={286-293}
}

Figures from this paper

Teaching Mixed-Criticality: Multi-Rotor Flight Control and Payload Processing on a Single Chip
TLDR
A student project group for teaching the interdisciplinary and crosscutting topic of mixed-criticality within a traditional technical computer science curriculum is advocated.
Early Stage Interference Checking for Automatic Design Space Exploration of Mixed Critical Systems
TLDR
A dependency check tool is introduced to automatically find possible interactions between tasks during the design of a mixed critical embedded system, thus helping pruning all the design configurations not respecting the considered criticality constraints.
SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems
Empowering Mixed-Criticality System Engineers in the Dark Silicon Era: Towards Power and Temperature Analysis of Heterogeneous MPSoCs at System Level
TLDR
This chapter presents the vision of a SystemC-based simulation framework for capturing extra-functional properties in virtual platforms, currently under development in the CONTREX project, and covers the specification of platform properties (extra-functional model) as well as the dynamic capturing, processing, and extraction of power/temperature information during the simulation.
CONTREX Deliverable
In this paper, an executable system model for performing a functional simulation while observing the dynamic effects of mixed-criticality requirements regarding applications with different levels of
Modular Development and Certification of Dependable Mixed-Criticality Systems
TLDR
This paper analyses modularity from a system-of-system and a product line development perspective and contributes a reusable generic modular safety concept where the safety arguments that a mixed-criticality network must provide to be compliant with the IEC 61508 safety standard are defined.
HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology
This work focuses on the definition of a methodology for handling embedded real-time applications, starting from an existing HW/SW co-design methodology able to support the design of dedicated
Multiprocessor platform for partitioned real-time systems
TLDR
The paper describes the adaptation of MaRTE OS a monoprocessor real-time operating system to the XtratuM hypervisor for the multiprocesser Intel x86 architecture, which provides the basis to interconnect partitioned and non-partitioned applications via a homogeneous communication subsystem.
...
...

References

SHOWING 1-10 OF 47 REFERENCES
UML-based single-source approach for evaluation and optimization of mixed-critical embedded systems
TLDR
A single-source proposal where UML models are used as a common input that drives a flow of different design tools in a mixed-critical context to guarantee the critical tasks' constraints and to evaluate the remaining times available for the execution of non-real time tasks is presented.
Teaching Mixed-Criticality: Multi-Rotor Flight Control and Payload Processing on a Single Chip
TLDR
A student project group for teaching the interdisciplinary and crosscutting topic of mixed-criticality within a traditional technical computer science curriculum is advocated.
A model-based, single-source approach to design-space exploration and synthesis of mixed-criticality systems
TLDR
Electronic System Level (ESL) design proposes to raise the level of abstraction in which the system is modeled in order to allow the analysis and optimization of the system at earlier stages of the design process.
Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties
TLDR
An advanced framework for instrumentation, pre-processing and recording of functional and extra-functional properties in SystemC-based virtual prototyping simulations, allowing to address the requirements for highly configurable, dynamic architectures while allowing tailored introspection of the required system characteristics under analysis.
Early Stage Interference Checking for Automatic Design Space Exploration of Mixed Critical Systems
TLDR
A dependency check tool is introduced to automatically find possible interactions between tasks during the design of a mixed critical embedded system, thus helping pruning all the design configurations not respecting the considered criticality constraints.
An extensible infrastructure for modeling and time analysis of predictable embedded systems
  • F. Herrera, I. Sander
  • Computer Science
    Proceedings of the 2014 Forum on Specification and Design Languages (FDL)
  • 2014
TLDR
A SystemC-based framework for modelling and time analysis of predictable embedded systems which aims such an integration, has features for system-level design and research of predictable systems and is extensible to enable experts from different communities to explore and assess their contributions.
Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality Systems
TLDR
Two throughput propagators based on different analysis methods for DeSyDe are presented and it is suggested that the MCR throughput propagator is more efficient.
Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level
TLDR
This paper extends the Power State Machine model for black-box RTL IP components with a mechanism that employs data-dependent switching activity using the Hamming distance (HD), and achieves up to 38% better results than the previous PSM approach.
Formal heterogeneous system modeling with SystemC
TLDR
This work presents a modeling library on top of SystemC, targeting heterogeneous embedded system design, based on four models of computation, which has a formal basis where all elements are well defined and lead in construction of analyzable models.
A modular design space exploration framework for multiprocessor real-time systems
TLDR
This paper presents a DSE tool in which the DSE problem is modeled as a constraint satisfaction problem, and it is solved using a constraint programming solver, which provides a modular framework in which different constraints such as deadline, throughput and energy consumption can easily be plugged depending on the system being designed.
...
...