CMOS implementation of a 1.6 GHz low voltage low phase noise quadrature output frequency synthesizer with automatic amplitude control

  title={CMOS implementation of a 1.6 GHz low voltage low phase noise quadrature output frequency synthesizer with automatic amplitude control},
  author={Owen Casha and Ivan Grech and Joseph Micallef and Edward Gatt},
  journal={Analog Integrated Circuits and Signal Processing},
  • O. Casha, I. Grech, E. Gatt
  • Published 1 April 2008
  • Engineering, Physics
  • Analog Integrated Circuits and Signal Processing
This article presents the design of a 1.2 V CMOS low phase noise quadrature output frequency synthesizer (FS) to be used for a GPS tuner application. Special reference is made to the design of a wide tuning range quadrature output voltage-controlled oscillator which is equipped with an automatic amplitude controller. It exhibits a phase noise response of less than −115 dBc/Hz at an offset of 1 MHz from the carrier and has a tuning range of over 36%. The effect of the automatic amplitude control… 
Experimental results obtained from a 1.6 GHz CMOS quadrature output phase locked loop with on-chip DC-DC converter
The results show the negligible effect of the on-chip DC-DC converter on the spur tone level of the PLL, provided a proper regulator scheme is used to limit the output voltage ripple.
A temperature stabilized CMOS VCO
The established method of frequency drift compensation in voltage controlled oscillators (VCOs) resulting from temperature variance involves modulation of control voltage using a non-linear voltage
Integer-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector
In this article, a novel design is presented, for an Integer- N charge pump phase locked loop (PLL). The design is with a resetless phase frequency detector, and with the differential design of
Exact analysis of spurious signals in Direct Digital Frequency Synthesizers due to amplitude quantization
The spectral properties and power levels of the amplitude-quantization spurs in the absence of phase-accumulator truncation are emphatically analyzed by waveform estimation and computer simulation, and several important conclusions are derived which can provide theoretical support for parameter choice and spurious performance evaluation in the application of DDFSs.
Integer-N charge pump phase locked loop with reduced current mismatch
  • Aravinda Koithyar, T. K. Ramesh
  • Engineering
    2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET)
  • 2017
The design of an Integer-N charge pump phase locked loop is presented in this paper, with emphasis on the current mismatch within the charge pump. The usage of differential amplifier in between the


Design of a 1.2 V Low Phase Noise 1.6 GHz CMOS Buffered Quadrature Output VCO with Automatic Amplitude Control
The effect of the automatic amplitude control is shown to improve phase noise at high oscillation frequencies and its noise has a negligible effect on phase noise response, even at low offset frequencies from the carrier.
1.6-GHz low power low phase noise quadrature phase locked loop with on chip DC-DC converter for wide tuning range
This paper presents the design of a 1.6 GHz quadrature phase locked loop for GPS applications, operated with a supply voltage of 1.2 V and dissipating a current of less than 5 mA. It is capable of
A 900 MHz CMOS LC-oscillator with quadrature outputs
The local oscillator (LO) in a wireless transceiver satisfies many exacting requirements. A variable frequency enables a phase-locked loop (PLL) to servo the LO to a stable lower frequency reference,
A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling
A new concept for quadrature coupling of LC oscillators is introduced and demonstrated on a 5-GHz CMOS voltage-controlled oscillator (VCO). It uses the second harmonic of the outputs to couple the
Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS
A novel fully differential frequency tuning concept is introduced to ease high integration of VCOs with quadrature outputs and leads to a cross-coupled double core LC-VCO as the optimal solution in terms of power consumption.
A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration
A 1.8-GHz LC VCO designed in a 0.18-/spl mu/m CMOS process achieves a very wide tuning range of 73% and measured phase noise of -123.5 dBc/Hz at a 600-kHz offset from a 1.8-GHz carrier while drawing
A 1.57-GHz fully integrated very low-phase-noise quadrature VCO
A very low-phase-noise quadrature voltage-controlled oscillator is presented, featuring an inherently better figure of merit than existing architectures. Through an improved circuit schematic and a
Low-phase-noise LC quadrature VCO using coupled tank resonators in a ring structure
The concept of coupled resonators is employed in a ring VCO structure to reduce the phase noise. This architecture allows the design of low-phase-noise voltage controlled oscillators (VCOs) using
Impact of AAC design on phase noise performance of VCOs
The automatic amplitude control (AAC) system is a servo-circuit of voltage-controlled oscillators (VCOs) that proves important for the practical implementation of fully integrated RF front-ends.
A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop
A 1.5-V 5.5-GHz fully integrated phase-locked loop (PLL) has been implemented in a 0.25-/spl mu/m foundry digital CMOS process. From a 5.5-GHz carrier, the in-band phase noise can be as low as -88