CMOS current steering logic: Toward a matured technique for mixed-mode applications

@article{Sez1997CMOSCS,
  title={CMOS current steering logic: Toward a matured technique for mixed-mode applications},
  author={R{\'i}o S{\'a}ez and M. Kayal and Matthias Declercq},
  journal={Proceedings of CICC 97 - Custom Integrated Circuits Conference},
  year={1997},
  pages={349-352}
}
This paper presents a detailed analysis of the CMOS Current Steering Logic (CSL) technique and compares experimentally its digital switching noise to that of the CMOS static logic. Theoretical analysis of the CSL inverter is developed. More complex gates using this technique are presented. Results are validated by simulations and measurement. 

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-3 OF 3 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-3 OF 3 REFERENCES

Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications,

R.T.L. Saez, M. Kayal, M. Declercq, M. C. Schneider
  • Analog Integrated Circuits and Systems Processing Journal on LowVoltage and Low-Power Circuits,
  • 1995