CMOS Digital Pixel for Binary Morphological Edge Segmentation

Abstract

A digital pixel for binary morphological image processing is presented. The pixel is designed to be integrated into a vision chip with parallel architecture, in order to compute edge segmentation. The pixel contains 11 transistors working with analog signal and 20 transistor working with digital signal; pixel layout size is 115.2 mum times 89.4 mum; fill factor is 1.85%; 1.2 mum CMOS standard technology from AMI is used for prototyping; random noise is 2.7 mV; peak analog output signal to noise ratio is 44 dB; optical dynamic range is 53 dB; dark current is 11 mV/s; processing time is 3.5 ms; maximum power dissipation is 264 muW.

6 Figures and Tables

Showing 1-10 of 15 references

Analogue CMOS prototype vision chip with fuzzy kohonen network processing for grey level image segmentation

  • J Garcia-Lamont, F Gomez-Castaneda, J A Moreno-Cadenas
  • 2004
1 Excerpt

Toward the Visual Microprocessor

  • T Roska, A Rodriguez-Vazquez
  • 2001
1 Excerpt

10mW CMOS retina and classifier for handheld, 1000 images per second optical character recognition system

  • P Nussloaum, E A Pilloud, Vittoz
  • 1999

Neuromorphic systems engineering

  • T S Lande
  • 1998
1 Excerpt

An integrated cortical layer for orientation enhancement

  • P Venier, A Mortora, X Arreguit, E A Vittoz
  • 1997

Analog CMOS photosensitive array for solar illumination monitoring

  • P Venier, O Landolt, P Deberg, X Arreguit
  • 1996