CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks

@article{Ebrahimi2012CATRACA,
  title={CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks},
  author={Masoumeh Ebrahimi and Masoud Daneshtalab and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen},
  journal={2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  year={2012},
  pages={320-325}
}
Congestion occurs frequently in Networks-on-Chip when the packets demands exceed the capacity of network resources. Congestion-aware routing algorithms can greatly improve the network performance by balancing the traffic load in adaptive routing. Commonly, these algorithms either rely on purely local congestion information or take into account the congestion conditions of several nodes even though their statuses might be out-dated for the source node, because of dynamically changing congestion… CONTINUE READING
Highly Cited
This paper has 60 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 40 extracted citations

Congestion-Aware Adaptive Routing with Quantitative Congestion Information

2016 IEEE 18th International Conference on High Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC/SmartCity/DSS) • 2016
View 4 Excerpts
Highly Influenced

MWPF: A Deadlock Avoidance Fully Adaptive Routing Algorithm in Networks-on-Chip

2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP) • 2016
View 1 Excerpt

An Adaptive, Low Restrictive and Fault Resilient Routing Algorithm for 3D Network-on-Chip

2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing • 2015
View 1 Excerpt

Overcoming far-end congestion in large-scale networks

2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) • 2015
View 1 Excerpt

σLBDR: Congestion-aware logic based distributed routing for 2D NoC

2015 19th International Symposium on VLSI Design and Test • 2015
View 2 Excerpts

60 Citations

01020'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 60 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-5 of 5 references

DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip

2011 38th Annual International Symposium on Computer Architecture (ISCA) • 2011
View 5 Excerpts
Highly Influenced

Regional congestion awareness for load balance in networks-on-chip

2008 IEEE 14th International Symposium on High Performance Computer Architecture • 2008
View 4 Excerpts
Highly Influenced

DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip

2006 43rd ACM/IEEE Design Automation Conference • 2006
View 4 Excerpts
Highly Influenced

E

S. C. Woo, M. Ohara
Torrie, et al., “The splash-2 programs: Characterization and methodological considerations”, in proceedings of the 22nd Int. Symp. on Computer Architecture (ISCA), pp. 24–36 • 1995
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…