CATBR-Congestion Aware Traffic Bridging Routing among hierarchical networks-on-chip

@article{Bai2016CATBRCongestionAT,
  title={CATBR-Congestion Aware Traffic Bridging Routing among hierarchical networks-on-chip},
  author={Mingmin Bai and Dan Zhao and Hongyi Wu},
  journal={2016 29th IEEE International System-on-Chip Conference (SOCC)},
  year={2016},
  pages={52-57}
}
In order to ease the communication cost, application tasks are always distributed to nearby nodes in NoC-enabled SoCs, which result in concentrated area of traffic and power distribution. To utilize the intellectual properties on a single chip, and at the meantime, to reduce the high latency due to the long routing hops in large scale on-chip networks, hierarchy has been adopted to provide more attractive solutions to eliminate the performance degradation. Therefore, application tasks are more… CONTINUE READING

Citations

Publications citing this paper.

Router-level performance driven dynamic management in hierarchical networks-on-chip

  • 2017 30th IEEE International System-on-Chip Conference (SOCC)
  • 2017
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

References

Publications referenced by this paper.
SHOWING 1-10 OF 16 REFERENCES

Design and dynamic management of hierarchical NoCs

  • Microprocessors and Microsystems - Embedded Hardware Design
  • 2016
VIEW 14 EXCERPTS
HIGHLY INFLUENTIAL

Hierarchical routing architectures in clustered 2D-mesh Networks-on-Chip

  • 2010 International SoC Design Conference
  • 2010
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

MP3: Minimizing performance penalty for power-gating of Clos network-on-chip

  • 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)
  • 2014

A high-performance hierarchical ring on-chip interconnect with low-cost routers

C. Fallin, X Y., G. Nazaria, O. Mutly
  • Proceedings ACM International Workshop on System Level Interconnect Prediction, 2011.
  • 2011

Design of High-Radix Clos Network-on-Chip

  • 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
  • 2010
VIEW 1 EXCERPT

Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints

  • 2009 International Conference on Complex, Intelligent and Software Intensive Systems
  • 2009
VIEW 1 EXCERPT

Performance analysis of systems and software, 2009. ispass 2009. ieee international symposium on

N. Agarwal, T. Krishna, L. Peh, N. K. Jha
  • Proceedings IEEE International Symposium on Performance Analysis of Systems and Software, 2009.
  • 2009
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…