CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction

@article{Ye2017CAMbasedRD,
  title={CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction},
  author={Yong Ye and Yuan Du and Weiliang Jing and Xiaoyun Li and Zhitang Song and Bomy Chen},
  journal={IEICE Electron. Express},
  year={2017},
  volume={14},
  pages={20170053}
}
As the main component for modern main memory system, DRAM stores data by capacitors, which must be refreshed periodically to keep the charges. As the size and speed of DRAM devices continue to increase, the overhead of refresh has caused a great power and performance dissipation. In this paper, we proposed a CAM (content-addressable memory)-based Retention-Aware DRAM (CRA-DRAM) system, a hardware implementation that uses CAM and RAM to locate and replace the leaky cells at the IO granularity… 

Figures and Tables from this paper

Power and thermal management in SRAM and DRAM using adaptive body biasing technique
TLDR
In this study, a thermal management controller is presented as a complete hardware tuning loop applied on both Static Random Access Memory (SRAM) and Dynamic RandomAccess Memory (DRAM) units that actively monitors and controls the temperature via the power dissipation control in both memory types.

References

SHOWING 1-10 OF 13 REFERENCES
RAIDR: Retention-aware intelligent DRAM refresh
TLDR
This paper proposes RAIDR (Retention-Aware Intelligent DRAM Refresh), a low-cost mechanism that can identify and skip unnecessary refreshes using knowledge of cell retention times and group DRAM rows into retention time bins and apply a different refresh rate to each bin.
Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM
TLDR
This work proposes retention-aware placement in DRAM (RAPID), novel software approaches that can exploit off-the-shelf DRAMs to reduce refresh power to vanishingly small levels approaching non-volatile memory.
Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems
TLDR
An analysis of DDR4 DRAM's FGR feature is conducted, and there is no one-size-fits-all option across a variety of applications, and Adaptive Refresh is presented, a simple yet effective mechanism that dynamically chooses the best FGR mode for each application and phase within the application.
DRAMSim2: A Cycle Accurate Memory System Simulator
TLDR
The process of validating DRAMSim2 timing against manufacturer Verilog models in an effort to prove the accuracy of simulation results is described.
A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs
Data retention time for ultimate DRAMs with an extremely scaled-down cell size has been investigated. The entire memory cells can be discretely categorized by two groups: leaky cells or normal cells,
17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time
  • Meng-Fan Chang, C. Lin, T. Ku
  • Computer Science
    2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers
  • 2015
TLDR
A single-macro nonvolatile TCAM (nvTCAM) can be used for BD-processors to reduce area and facilitate fast/low-power wake-up operations, compared to the 2- Macro approach, and ReRAM is promising for nvTCAM due to its low Ew, high resistance-ratio (R-Ratio), and multiple-level cell (MLC) capability.
A 65 nm, 850 MHz, 256 kbit, 4.3 pJ/access, Ultra Low Leakage Power Memory Using Dynamic Cell Stability and a Dual Swing Data Link
TLDR
This paper presents the design of a high-speed ultra low power SRAM memory that clearly outperforms other state-of-the-art designs when targeting high- speed, low-leakage and low active energy applications.
7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14× improvement in wordlength-energyefficiency-density product using 2.5T1R cell
TLDR
This work proposes a 2.5T1R cell to reduce A, CML, and ES as well as increase IML-ratio and a region-splitter (RS) sense amplifier (SA) to achieve robust sensing with a smaller ML-Voltage (V ML) swing (VMLS) to reduce TSD and ES.
0.77 fJ/bit/search Content Addressable Memory Using Small Match Line Swing and Automated Background Checking Scheme for Variation Tolerance
TLDR
This work reports a fully parallel match-line (ML) structure with an automated background checking (ABC) scheme that can continuously track the optimum ML swing, making the CAM tolerant to variations.
1.8 Mbit/mm2 ternary-CAM macro with 484 ps search access time in 16 nm Fin-FET bulk CMOS technology
TLDR
A new bit-cell (BC) layout for ternary content-addressable memory (TCAM) is developed in a 16 nm Fin-FET process and a 10kb TCAM macro which achieves the highest density of 1.8 Mbit/mm2 is designed.
...
1
2
...