CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory

  title={CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory},
  author={K X Chen and Sheng Li and Naveen Muralimanohar and Jung Ho Ahn and Jay B. Brockman and Norman P. Jouppi},
  journal={2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
Emerging 3D die-stacked DRAM technology is one of the most promising solutions for future memory architectures to satisfy the ever-increasing demands on performance, power, and cost. This paper introduces CACTI-3DD, the first architecture-level integrated power, area, and timing modeling framework for 3D die-stacked off-chip DRAM main memory. CACTI-3DD includes TSV models, improves models for 2D off-chip DRAM main memory over current versions of CACTI, and includes 3D integration models that… CONTINUE READING
Highly Influential
This paper has highly influenced 23 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 158 citations. REVIEW CITATIONS
95 Extracted Citations
10 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.
Showing 1-10 of 95 extracted citations

159 Citations

Citations per Year
Semantic Scholar estimates that this publication has 159 citations based on the available data.

See our FAQ for additional information.

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 10 references

A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM with 4x128 I/Os Using TSV-Based Stacking

  • J. Kim
  • ISSCC, 2011.
  • 2011
Highly Influential
3 Excerpts

Exascale computing study: Technology challenges in achieving exascale systems

  • P. Kogge
  • 2008.
  • 2008
Highly Influential
3 Excerpts

DDR3 Datasheet

  • Micron Technology Inc.
  • 2007.
  • 2007
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…