Building ultra-low-power high-temperature digital circuits in standard high-performance SOI technology

@inproceedings{Bol2008BuildingUH,
  title={Building ultra-low-power high-temperature digital circuits in standard high-performance SOI technology},
  author={David Bol and Julien De Vos and Renaud Ambroise and D. Flandre and Jean-Didier Legat},
  year={2008}
}
0038-1101/$ see front matter 2008 Elsevier Ltd. A doi:10.1016/j.sse.2008.06.045 * Corresponding author. Tel.: +32 10 47 8134; fax: E-mail addresses: david.bol@uclouvain.be (D. Bo vain.be (R. Ambroise), denis.flandre@uclouvain.be ( t@uclouvain.be (J.-D. Legat). For ultra-low-power applications, digital integrated circuits may operate at low frequency to reduce dynamic power consumption. At high temperature, the power consumption of such circuits is completely dominated by static power… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 20 references

Ultra-low power logic style for low-frequency hightemperature applications

  • D Bol, D Flandre, J-D. Legat
  • Proceedings of the EuroSOI workshop;
  • 2008
1 Excerpt

Composite ULP diode fabrication , modelling and applications in multiV th FD SOI CMOS technology

  • D Levacq, C Liber, V Dessard, D Flandre
  • Solid - State Electron
  • 2004

Similar Papers

Loading similar papers…