Building large networks of biological neurons

@article{Hasler2006BuildingLN,
  title={Building large networks of biological neurons},
  author={Paul Hasler and Ethan Farquhar and Christal Gordon},
  journal={2006 International Conference of the IEEE Engineering in Medicine and Biology Society},
  year={2006},
  volume={Supplement},
  pages={6548-6551}
}
We envision the building of many realistic cortical neurons on a single Integrated Ciruit (IC). This goal requires efficiently utilizing the similarilities between silicon and biological physics. We present recent results building Silicon models of biological channel utilizing the physics connections to MOSFET devices and the gating effect modulating its channel. Usingthis approach, we present recent results on voltage-clamp measurements for Silicon Sodium and Potassium Channels, biologically… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

References

Publications referenced by this paper.
Showing 1-10 of 14 references

A field programmable neural array

2006 IEEE International Symposium on Circuits and Systems • 2006

A bio-physically inspired silicon neuron

IEEE Transactions on Circuits and Systems I: Regular Papers • 2004
View 2 Excerpts

A continuously adapting correlating floatinggate synapse,

J. Dugger, P. Hasler
Proceedings of the International Symposium on Circuits and Systems, • 2004
View 1 Excerpt

A family of floating-gate adapting synapses based upon transistor channel models

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) • 2004
View 1 Excerpt

A neuromorphic IC connection between cortical dendritic processing and HMM classification

3rd IEEE Signal Processing Education Workshop. 2004 IEEE 11th Digital Signal Processing Workshop, 2004. • 2004
View 1 Excerpt

Application performance of elements in a floating-gate FPAA

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) • 2004
View 3 Excerpts

and M

M. J. Wall, A. Robert, J. Howe
Usowicz, “The speeding of epsc kinetics during maturation of a central synapse,” European Journal of Neuroscience, vol. 15, pp. 785–797 • 2002
View 1 Excerpt

Deweerth, “A CMOS programmable analog memory cell array using floating-gate circuits,

R. R. Harrison, J. A. Bragg, P. Hasler, B. A. Minch
IEEE Transactions on Circuits and Systems II, vol. 48, • 2001
View 1 Excerpt

and J

M. Kucic, A. Low, P. Hasler
Neff, “A programmable continuoustime floating-gate fourier processor,” IEEE Transactions on Circuits and Systems II, vol. 48, no. 1 • 2001
View 1 Excerpt

Similar Papers

Loading similar papers…