Bringing Efficiency and Predictability to Massive Multi-core NoC Architectures.

@inproceedings{Zimmer2012BringingEA,
  title={Bringing Efficiency and Predictability to Massive Multi-core NoC Architectures.},
  author={Christopher J. Zimmer},
  year={2012}
}
ZIMMER, CHRISTOPHER J. Bringing Efficiency and Predictability to Massive Multi-core NoC Architectures. (Under the direction of Frank Mueller.) Massive multi-core network-on-chip (NoC) processors represent the next stage in both embedded and general purpose computing. These novel architecture designs with abundant processing resources and increased scalability address the frequency limits of modern processors, power/leakage constraints, and the scalability limits of system bus interconnects. NoC… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 77 REFERENCES

The Nas Parallel Benchmarks

VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Fault Resilient Real-Time Design for NoC Architectures

  • 2012 IEEE/ACM Third International Conference on Cyber-Physical Systems
  • 2012
VIEW 1 EXCERPT

Low Contention Mapping of Real-Time Tasks onto TilePro 64 Core Processors

  • 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium
  • 2012
VIEW 1 EXCERPT

Operating System Abstractions for Large-Scale Multicores

Christopher Zimmer, Frank Mueller
  • In The Real-Time Linux Workshop,
  • 2012
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…