Boosting Instruction Set Simulator Performance with Parallel Block Optimisation and Replacement

@inproceedings{Alexander2012BoostingIS,
  title={Boosting Instruction Set Simulator Performance with Parallel Block Optimisation and Replacement},
  author={Brad Alexander and Sean Donnellan and Andrew Jeffries and Travis A Olds and Nicholas Sizer},
  booktitle={ACSC},
  year={2012}
}
Time-to-market is a critical factor in the commercial success of new consumer devices. To minimise delays, system developers and third party software vendors must be able to test their applications before the hardware platform becomes available. Instruction Set Simulators (ISS’s) underpin this early development by emulating new platforms on ordinary desktop machines. As target platforms become faster the performance demands on ISS’s become greater. A key challenge is to leverage available… CONTINUE READING
1 Extracted Citations
23 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 23 references

Using the llvm compiler infrastructure for optimised, asynchronous dynamic translation in qemu

  • A. Jeffery
  • Master’s thesis, School of Computer Science…
  • 2010
1 Excerpt

Arm instruction set simulation on multicore x86 hardware

  • W. H. Lee
  • Master’s thesis, School of Computer Science…
  • 2009
2 Excerpts

Virtualbox: bits and bytes masquerading as machines

  • J. Watson
  • Linux J.,
  • 2008
2 Excerpts

Similar Papers

Loading similar papers…