Bitstream-based simulation for configuration SEUs in Xilinx Virtex-4 FPGAs


Bitstream-based simulation approach was proposed and experimentally validated by heavy ions and protons in Xilinx Virtex-4 FPGAs. The simulation approach is able to predict the probability of an SEU to reduce a functional failure. With the existence of the SEU sensitivity data of the configuration memories, the functional failure probability of any… (More)

8 Figures and Tables


  • Presentations referencing similar topics