• Corpus ID: 17892355

Bit Serial Architecture for the Two-Dimensional DCT

@inproceedings{Snchez1995BitSA,
  title={Bit Serial Architecture for the Two-Dimensional DCT},
  author={Manuel Parrilla S{\'a}nchez and Javier D. Bruguera and Emilio L. Zapata},
  year={1995}
}
We present an architecture for the calculation of the Two Dimensional Discrete Cosine Transform and its Inverse that admits a high data rate. It is based on the row-column decomposition, the use of a fast algorithm, serial digit arithmetic and redundant coding. The critical path is set by the delay of a multiplexer plus a binary adder with as many digits as the width of the serial digits to be processed. We discuss its implementation for processing 8 bit 8x8 pixel blocks or 12 bit coefficients… 
2 Citations

Figures and Tables from this paper

An efficient architecture for the in place fast cosine transform

TLDR
A new architecture to efficiently compute the fast direct and inverse cosine transform which is based on reordering the butterflies after their computation is presented, which reduces significantly the area required to VLSI implementation.

Low power VLSI implementation schemes for DCT-based image compression

TLDR
A number of new generic schemes for low power VLSI implementation of the DCT are presented in this thesis, which target reducing the effective switched capacitance within the datapath section of a DCT processor.

References

SHOWING 1-10 OF 12 REFERENCES

CMOS VLSI implementation of the 2D-DCT with linear processor arrays

TLDR
The design of a test chip for the computation of the two-dimensional discrete cosine transform (2D-DCT) and its inverse with high accuracy, meeting the CCITT specification standard is described.

TCAD: a 27 MHz 8*8 discrete cosine transform chip

TLDR
This 50000-transistor circuit performs two-dimensional forward and inverse discrete cosine transform (DCT) on 8*8 blocks of data based on the row-column decomposition scheme and uses read-only memories, registers, and adders.

A 100-MHz 2-D discrete cosine transform core processor

TLDR
A 100-MHz two-dimensional discrete cosine transform core processor applicable to the real-time processing of HDTV signals is described, which features the fastest operating speed and the smallest area with sufficient accuracy to satisfy the specifications in CCITT recommendation H.261.

A one chip VLSI for real time two-dimensional discrete cosine transform

TLDR
A single-chip two-dimensional discrete cosine transform processor that meets the challenge of high throughput rate and versatility and versatility with a die area as small as 40 mm/sup 2/.

A single chip video rate 16×16 discrete cosine transform

TLDR
This paper presents a one chip operator, achieving a full 16 × 16 DCT computation at video rate, and suggests a low-cost implementation of a high-speed DCT operator would lower the price of CODEC and could open new fields of applications for DCT in real time image processing.

Fast cosine transform based on the successive doubling method

An efficient and regular algorithm for computing the fast cosine transform (FCT) using the method of successive doubling is presented. The FCT is obtained by the composition of two elementary

Committee Draft of Standard ISO 11172: ISO/MEPG 90

  • Committee Draft of Standard ISO 11172: ISO/MEPG 90
  • 1990

otros, "A 100-MHz 2D Discrete Cosine Transform Core Processor

  • IEEE Joornal of Solid- StateCircuits,
  • 1992

VLSI Implementation of 16x16 Discrete Cosine Transform

  • IEEE Tr. on Circuits and Systems
  • 1989

Sicre, "TCAD; A 27 MHZ 8x8 discrete cosine transform chip,

  • Intl. Conf. on Acoust. , Speech, Signal Process,
  • 1989