Binary adder architectures for cell-based VLSI and their synthesis

@inproceedings{Zimmermann1997BinaryAA,
  title={Binary adder architectures for cell-based VLSI and their synthesis},
  author={Reto Zimmermann},
  year={1997}
}
  • Reto Zimmermann
  • Published 1997
  • Computer Science
  • The addition of two binary numbers is the fundamental and most often used arithmetic operation on microprocessors, digital signal processors (DSP), and data-processing application-specific integrated circuits (ASIC). Therefore, bi¬ nary adders are crucial building blocks in very large-scale integrated (VLSI) circuits. Their efficient implementation is not trivial because a costly carrypropagation operation involving all operand bits has to be performed. Many different circuit architectures for… CONTINUE READING
    279 Citations

    Topics from this paper.

    Design of 64-bit low power parallel prefix VLSI adder for high speed arithmetic circuits
    • 11
    Design of efficient VLSI arithmetic circuits
    • 1
    • Highly Influenced
    • PDF
    Reducing the hardware complexity of a parallel prefix adder
    • A. San, A. Yakunin
    • Computer Science
    • 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)
    • 2018
    • 5
    Fast Adder Architectures : Modeling and Experimental Evaluation
    • 3
    • Highly Influenced
    • PDF
    PERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER
    Realization of BCD adder using Reversible Logic
    • 20
    • PDF
    A current-mode multi-valued adder circuit for multi-operand addition
    • 1
    • Highly Influenced
    Towards Efficient Modular Adders based on Reversible Circuits
    • 4
    • PDF

    References

    SHOWING 1-10 OF 81 REFERENCES
    A fast VLSI adder architecture
    • 72
    Area-time-power tradeoffs in parallel adders
    • 226
    Techniques for fast CMOS-based conditional sum adders
    • Hans Lindkvist, P. Andersson
    • Computer Science
    • Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors
    • 1994
    • 16
    • PDF
    Area-Time Optimal Adder Design
    • 85
    • PDF
    Designing optimum carry-skip adders
    • V. Kantabutra
    • Computer Science
    • [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic
    • 1991
    • 21
    Dynamic CMOS circuit techniques for delay and power reduction in parallel adders
    • 1
    A Fast Binary Adder with Conditional Carry Generation
    • J. Lo
    • Computer Science
    • IEEE Trans. Computers
    • 1997
    • 29
    A Spanning Tree Carry Lookahead Adder
    • 183