Beyond test pattern generation: Coverage analysis


The size and complexity of the very large scale integrated circuits are ever increasing because of rapid advancements of deep-submicron and nanometer technologies. It has become imperative to address and attack the problems associated with verification at earlier design stages. The paper proposes a high level design verification scheme for the circuits… (More)


6 Figures and Tables